



Instanciación Qsys pour piloter
bus I2C et SPI à travers le PCIe



Platform Designer - AVMM_to_I2C* (/home/lafay/projets/ili-pcie400/source/pcie/AVMM_to_I2C/AVMM_to_I2C.qsys) - Quartus Project: /home/lafay/projets/ili-pcie400/source/pcie/AVMM_to_I2C/AVMM_to_I2C.qsys

System: AVMM_to_I2C Path: AVMM_to_I2C_opencores_i2c_0

Use	Connections	Name	Description	Export	Clock	Base	End
☒	reset_in	Reset Bridge Intel FPGA IP	Reset Input	Double-click to export reset_in	clock_PCI...		
☒	in_reset	Reset Input	Reset Output	Double-click to export out_reset	clk]		
☒	clock_PCIe	Clock Bridge Intel FPGA IP	Clock Input	clk_in_pcie	exported clock_PCI...		
☒	in_clk	Clock Output	Clock Input	Double-click to export out_clk	exported clock_PCI...		
☒	clock_EC5	Clock Bridge Intel FPGA IP	Clock Input	clk_in_ecs	exported clock_EC5...		
☒	in_clk	Clock Output	Clock Input	Double-click to export out_clk	exported clock_EC5...		
☒	mm_ccb_0	Avalon Memory Mapped Clock Crossi...	Clock Input	Double-click to export m0_clk	clock EC...		
☒	m0_clk	Reset Input	Reset Input	Double-click to export m0_reset	clock_PCI...		
☒	m0_reset	Clock Input	Reset Input	Double-click to export s0_clk	clock_PCI...		
☒	s0_clk	Clock Input	Reset Input	Double-click to export s0_reset	clock_PCI...		
☒	s0_reset	Avalon Memory Mapped Agent	Avalon Memory Mapped Agent	avmm_to_i2c_spi_amm	[s0_clk]		
☒	s0	Avalon Memory Mapped Host	Avalon Memory Mapped Host	Double-click to export m0_clk	[m0_clk]		
☒	AVMM_to_I2C_opencores_i2c_0	OpenCores I2C	Clock Input	Double-click to export clk]	clock EC...		
☒	clk_reset	Reset Input	Reset Input	Double-click to export avmm_to_i2c_slave	clock]	0x0000_0000	0x0000_001f
☒	avmm_to_i2c_slave	Avalon Memory Mapped Agent	Interrupt Sender	Double-click to export irq	clock]		
☒	export_0	Conduit	Conduit	Double-click to export opencores_i2c_0	clock EC...	0x0000_0020	0x0000_003f
☒	AVMM_to_I2C_opencores_i2c_1	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0040	0x0000_005f
☒	AVMM_to_I2C_opencores_i2c_2	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0060	0x0000_007f
☒	AVMM_to_I2C_opencores_i2c_3	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0080	0x0000_009f
☒	AVMM_to_I2C_opencores_i2c_4	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_00a0	0x0000_00bf
☒	AVMM_to_I2C_opencores_i2c_5	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_00c0	0x0000_00df
☒	AVMM_to_I2C_opencores_i2c_6	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_00e0	0x0000_00ff
☒	AVMM_to_I2C_opencores_i2c_7	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0100	0x0000_011f
☒	AVMM_to_I2C_opencores_i2c_8	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0120	0x0000_013f
☒	AVMM_to_I2C_opencores_i2c_9	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0140	0x0000_015f
☒	AVMM_to_I2C_opencores_i2c_10	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0160	0x0000_017f
☒	AVMM_to_I2C_opencores_i2c_11	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0180	0x0000_019f
☒	AVMM_to_I2C_opencores_i2c_12	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_01a0	0x0000_01bf
☒	AVMM_to_I2C_opencores_i2c_13	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_01c0	0x0000_01df
☒	AVMM_to_I2C_opencores_i2c_14	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_01e0	0x0000_01ff
☒	AVMM_to_I2C_opencores_i2c_15	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0200	0x0000_021f
☒	AVMM_to_I2C_opencores_i2c_16	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0220	0x0000_023f
☒	AVMM_to_I2C_opencores_i2c_17	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0240	0x0000_025f
☒	AVMM_to_I2C_opencores_i2c_18	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_0260	0x0000_027f
☒	AVMM_to_I2C_opencores_i2c_19	OpenCores I2C	OpenCores I2C		clock EC...	0x0000_1000	0x0000_1fff
☒	Intel_onchip_memory_0	On-Chip Memory II (RAM or ROM) Int...					
☒	AVMM_spi_0	SPI (4 Wire Serial) Intel FPGA IP	Clock Input	Double-click to export clk]	clock EC...		
☒	clk	Reset Input	Reset Input	Double-click to export reset	clock]	0x0000_0800	0x0000_081f
☒	reset	Avalon Memory Mapped Agent	Avalon Memory Mapped Agent	Double-click to export spi_control_port	clock]		
☒	spi_control_port	Interrupt Sender	Interrupt Sender	Double-click to export irq	clock]		
☒	irq						



I2C devkit_I


Table 9. I2C Device Address

Type	Bus	Address	Device
FPGA/Intel MAX 10 I2C Address	I2C1	0x74	SI5391
		0x6A	SI52204
		0x42	LTM4678/LTM4680
		0x45	LTM4686
		0x46	LTM4686
	I2C2	0x1E	FPC202
		0x57/0x5F	M24128
		0x38	MAX31730
		0x3A	MAX31730
		0xA0	QSPDD_0
		0xA0	QSPDD_1
		0x74	TCA9539
	I2C3	0xA1	DDR4_DIMM
		0xA0	DDR4_DIMM2
Intel MAX 10 I2C Address	AVS_I2C	0x47	LTC3888


I2C Chain

OpenCore_I2C_1
0x0000 0020

OpenCore_I2C_0
0x0000 0000



- Communication avec le LTC3888 (via MAX10 ???) après programmation du FPGA ; la communication s'arrête après un certain nombre d'accès à l'I2C (> 100-200)




- La communication avec le LTC3888 semble perturber mes accès à l'I2C : des erreurs se peuvent se produire lors des premiers accès ; puis plus aucune erreur (coïncide avec l'arrêt de la communication avec le LTC3888)



I2C devkit_F

Figure 25. I²C Block Diagram



OpenCore_I2C_0
0x0000 0000

Table 38. FPGA I²C Signals

Schematic Signal Name	FPGA Pin Number	I/O Standard	Description
FPGA_1V8_SVID_SCL	CG47	1.8 V open drain	Serial voltage ID I ² C clock
FPGA_1V8_SVID_SDA	CB46	1.8 V open drain	Serial voltage ID I ² C data
FPGA_1V2_SCL	K44	1.2 V open drain	FPGA I ² C clock for DDR4 DIMMs, QSFP, QSFDD, IO expander, and certificate EEPROM
FPGA_1V2_SDA	J43	1.2 V open drain	FPGA I ² C data for DDR4 DIMMs, QSFP, QSFDD, IO expander, and certificate EEPROM
HPS_SCL	N3	1.8 V open drain	HPS I/O48 daughter card I ² C clock
HPS_SDA	L6	1.8 V open drain	HPS I/O48 daughter card I ² C data

utilisation drivers

- `i2c_bar0.prescale = p40_i2c_prescale(freq_avalon, freq_I2C);`
- `p40_i2c_open(interface,BAR,I2C_interface_Qsys,structurep40_I2C)`
- `p40_i2c_w8(structurep40_I2C,adresse_device,registre,data)`
- `int read = p40_i2c_r8 (structurep40_I2C,adresse_device,registre)`
- `p40_i2c_close(structurep40_I2C);`
- Exemple : écrire 0x32 dans le registre page (0x01) du SI5391, et le relire
 - `i2c_bar0.prescale = p40_i2c_prescale(40000000, 400000);`
 - `p40_i2c_open(3, 0, 0x00000000, &i2c_bar0);`
 - `p40_i2c_w8(&i2c_bar0, 0x74, 0x01, i);`
 - `int read = p40_i2c_r8(&i2c_bar0, 0x74, 0x01);`
 - `p40_i2c_close(&i2c_bar0);`

Tests

devkit_i sur maruprage15 :

/pcie400/gateway/XavierLAFAY/lhcb-daq40-software-devel-i2c/pcie40_i2c

- Boucle qui écrit et relis de 0 à 127 dans le registre de page ;
- boucle faite 1000 fois
- => pas d'erreur si pas de communication avec le LTC3888

```
#include "i2c.h"

#define __STDC_FORMAT_MACROS
#include <inttypes.h> //PRIu64
#include <stdio.h>

int main()
{
    int i,nb_boucles;
    p40_i2c_i2c_bar0 = {0};
    //i2c_bar0.prescale = p40_i2c_prescale(freq_avalon, ?freq_i2c?);
    i2c_bar0.prescale = p40_i2c_prescale(40000000, 200000);

    p40_i2c_open(3, 0, 0x00000000, &i2c_bar0);

    //int read = p40_i2c_r8(&i2c_bar0, adresse_composant_I2C, registre_composant);
    for (nb_boucles=0; nb_boucles<1000; nb_boucles++)
    {
        for (i=0; i<128; i++)
        {
            p40_i2c_w8(&i2c_bar0, 0x74, 0x01, i);
            int read = p40_i2c_r8(&i2c_bar0, 0x74, 0x01);
            if (i != read)
                printf("%i %x\n",i,read);
        }
        printf("boucle %i \n",nb_boucles);
    }
    p40_i2c_close(&i2c_bar0);
    return 0;
}
```