

Fec test report:

Date: 2021-09-28 16:08:51

Tester name: lc

Test#1 Monitoring values

Failed

| | | | |
|---|------------------------|------------------|------|
| 0 | FEC label | 031 | OK |
| 1 | FEC DC2438 ID | 340000024dd73726 | OK |
| 2 | FEC_T (to 35°C) | 26.531 | OK |
| 3 | FEC_Vdd (3.2V to 3.4V) | 3.270 | OK |
| 4 | FEC_I (1.2A to 1.6A) | 1.192 | FAIL |
| 5 | FEC_Vad (1.9V to 2.0V) | 1.950 | OK |

Test#2 Slow control registers:

Passed

Test#3 Pedestal run:

Failed

Mean in range (245.0:255.0), 3.3 < rms < 8.0 (fpn 4.0)

| | | | | |
|---|---------------|---------|---------------|------|
| 0 | After chip #0 | Mean OK | STDDEV OK | OK |
| 1 | After chip #1 | Mean OK | STDDEV OK | OK |
| 2 | After chip #2 | Mean OK | STDDEV OK | OK |
| 3 | After chip #3 | Mean OK | STDDEV OK | OK |
| 4 | After chip #4 | Mean OK | STDDEV OK | OK |
| 5 | After chip #5 | Mean OK | STDDEV FAILED | FAIL |
| 6 | After chip #6 | Mean OK | STDDEV FAILED | FAIL |
| 7 | After chip #7 | Mean OK | STDDEV OK | OK |

Test#4 AD9637 test patterns

Passed

| | | | | |
|---|----------------|--|-------------------|----|
| 0 | ADC channel #0 | P#1 (Midscale short 2048) | MAX 2048 MIN 2048 | OK |
| 1 | ADC channel #1 | P#2 (+Full-scale short 4095) | MAX 4095 MIN 4095 | OK |
| 2 | ADC channel #2 | P#4 (Checkerboard 1365 to 2730 toggle) | MAX 2730 MIN 1365 | OK |
| 3 | ADC channel #3 | P#7 (One/zero-word toggle) | MAX 4095 MIN 0 | OK |
| 4 | ADC channel #4 | P#1 (Midscale short 2048) | MAX 2048 MIN 2048 | OK |
| 5 | ADC channel #5 | P#2 (+Full-scale short 4095) | MAX 4095 MIN 4095 | OK |
| 6 | ADC channel #6 | P#4 (Checkerboard 1365 to 2730 toggle) | MAX 2730 MIN 1365 | OK |
| 7 | ADC channel #7 | P#7 (One/zero-word toggle) | MAX 4095 MIN 0 | OK |

Test#5 Pulser run

Passed

| | | | | |
|---|---------------|-----------------------------------|----------------|----|
| 0 | After chip #0 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 2993 | OK |
| 1 | After chip #1 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 2989 | OK |
| 2 | After chip #2 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 3061 | OK |
| 3 | After chip #3 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 3046 | OK |
| 4 | After chip #4 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 3030 | OK |
| 5 | After chip #5 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 3021 | OK |
| 6 | After chip #6 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 3030 | OK |
| 7 | After chip #7 | DAC: 483 G(120) ADC(2850 to 3200) | ADC AMPL: 3092 | OK |

FEC test final result:

Failed

| Monitoring test | | | |
|-----------------|---------------------------|-------|--|
| NO | Command | Error | Response |
| 0 | fe fec_enable 1 | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x40000 |
| 1 | fe 0 moni T 0 | 0 | 0 Tdcm(2) Fem(00) FEC_T: 26.531 degC |
| 2 | fe 0 moni V 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vdd: 3.270 V |
| 3 | fe 0 pulser 0 model T2K2 | 0 | 0 Tdcm(2) Fem(00) pulser_DAC <- 3 (T2K2) |
| 4 | fe 0 pulser 0 base 0x3FFF | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 5 | fe 0 pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 6 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.950 V |
| 7 | fe 0 moni I 0 | 0 | 0 Tdcm(2) Fem(00) FEC_I: 0.596 A |
| 8 | fe 0 moni S 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Serial: 340000024dd73726 |

| Slow control registers test | | | |
|-----------------------------|--|-------|--|
| NO | Command | Error | Response |
| 0 | fe 0 mode after | 0 | 0 Tdcm(2) Fem(00) Reg(0) <- 0x400 |
| 1 | fe fec_enable 1 | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x40000 |
| 2 | fe fec_enable | 0 | 0 Tdcm(2) Fem(00) Reg(1) = 0x2048000 (33849344) FEC_Enable: 1 |
| 3 | fe 0 after 0 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 4 | fe 0 after 1 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(1) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 5 | fe 0 after 2 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(2) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 6 | fe 0 after 3 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(3) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 7 | fe 0 after 4 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(4) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 8 | fe 0 after 5 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(5) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 9 | fe 0 after 6 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(6) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 10 | fe 0 after 7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(7) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 11 | fe 0 after 0 wrchk 3 0x0 0x0101 0x0101 | 0 | 0 Tdcm(2) Fem(00) After(0) Reg(3) <- 0x0 0x0101 0x0101 (1 chip verified) |
| 12 | fe 0 after 1 wrchk 3 0x0 0x0202 0x0202 | 0 | 0 Tdcm(2) Fem(00) After(1) Reg(3) <- 0x0 0x0202 0x0202 (1 chip verified) |
| 13 | fe 0 after 2 wrchk 3 0x0 0x0303 0x0303 | 0 | 0 Tdcm(2) Fem(00) After(2) Reg(3) <- 0x0 0x0303 0x0303 (1 chip verified) |
| 14 | fe 0 after 3 wrchk 3 0x0 0x0404 0x0404 | 0 | 0 Tdcm(2) Fem(00) After(3) Reg(3) <- 0x0 0x0404 0x0404 (1 chip verified) |
| 15 | fe 0 after 4 wrchk 3 0x0 0x0505 0x0505 | 0 | 0 Tdcm(2) Fem(00) After(4) Reg(3) <- 0x0 0x0505 0x0505 (1 chip verified) |
| 16 | fe 0 after 5 wrchk 3 0x0 0x0606 0x0606 | 0 | 0 Tdcm(2) Fem(00) After(5) Reg(3) <- 0x0 0x0606 0x0606 (1 chip verified) |
| 17 | fe 0 after 6 wrchk 3 0x0 0x0707 0x0707 | 0 | 0 Tdcm(2) Fem(00) After(6) Reg(3) <- 0x0 0x0707 0x0707 (1 chip verified) |
| 18 | fe 0 after 7 wrchk 3 0x0 0x0808 0x0808 | 0 | 0 Tdcm(2) Fem(00) After(7) Reg(3) <- 0x0 0x0808 0x0808 (1 chip verified) |
| 19 | fe 0 after 0 read 3 | 0 | 0 Tdcm(2) Fem(00) After(0) Reg(3): 0x0 0x101 0x101 |
| 20 | fe 0 after 1 read 3 | 0 | 0 Tdcm(2) Fem(00) After(1) Reg(3): 0x0 0x202 0x202 |
| 21 | fe 0 after 2 read 3 | 0 | 0 Tdcm(2) Fem(00) After(2) Reg(3): 0x0 0x303 0x303 |
| 22 | fe 0 after 3 read 3 | 0 | 0 Tdcm(2) Fem(00) After(3) Reg(3): 0x0 0x404 0x404 |
| 23 | fe 0 after 4 read 3 | 0 | 0 Tdcm(2) Fem(00) After(4) Reg(3): 0x0 0x505 0x505 |
| 24 | fe 0 after 5 read 3 | 0 | 0 Tdcm(2) Fem(00) After(5) Reg(3): 0x0 0x606 0x606 |
| 25 | fe 0 after 6 read 3 | 0 | 0 Tdcm(2) Fem(00) After(6) Reg(3): 0x0 0x707 0x707 |
| 26 | fe 0 after 7 read 3 | 0 | 0 Tdcm(2) Fem(00) After(7) Reg(3): 0x0 0x808 0x808 |
| 27 | fe 0 after 0 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 28 | fe 0 after 1 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(1) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 29 | fe 0 after 2 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(2) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 30 | fe 0 after 3 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(3) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 31 | fe 0 after 4 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(4) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 32 | fe 0 after 5 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(5) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 33 | fe 0 after 6 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(6) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |
| 34 | fe 0 after 7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(7) Reg(3) <- 0x0 0x0 0x0 (1 chip verified) |

| ADC pattern test | | | |
|------------------|--------------------------|-------|---|
| NO | Command | Error | Response |
| 0 | fe 0 mode after | 0 | 0 Tdcm(2) Fem(00) Reg(0) <- 0x400 |
| 1 | fe 0 test_mode | 0 | 0 Tdcm(2) Fem(00) Reg(5) = 0x3042000 (50601984) Test_Mode: 0 |
| 2 | be 0 state eb | 0 | 0 Tdcm(2) Reg(27) = 0x2020003 (Event_Builder: COLLECTING_SOE WAIT_FEM_PKT Current |
| 3 | be 0 state tg | 0 | 0 Tdcm(2) Reg(27) = 0x2020003 (Trigger_Generator: WAITING_TRIG) |
| 4 | be 0 state pm | 0 | 0 Tdcm(2) Reg(27) = 0x2020003 (Packet_Mover: WAIT_PKT_FIFO_NE) |
| 5 | fe 0 state | 0 | 0 Tdcm(2) Fem(00) State = 0x3 (Aligned SCA_Write) |
| 6 | daq 0xFFFF F | 0 | 0 Tdcm(2): daq paused |
| 7 | fe 0 emit_hit_cnt 0 | 0 | 0 Tdcm(2) Fem(00) Reg(0) <- 0x0 |
| 8 | fe 0 emit_empty_ch 0 | 0 | 0 Tdcm(2) Fem(00) Reg(5) <- 0x0 |
| 9 | fe 0 emit_lst_cell_rd 0 | 0 | 0 Tdcm(2) Fem(00) Reg(5) <- 0x0 |
| 10 | fe 0 keep_rst 0 | 0 | 0 Tdcm(2) Fem(00) Reg(0) <- 0x0 |
| 11 | fe 0 skip_rst 2 | 0 | 0 Tdcm(2) Fem(00) Reg(0) <- 0x40000 |
| 12 | fe adc 0 model AD9637 | 0 | 0 Tdcm(2) Fem(00) ADC_model <- 3 (AD9637) |
| 13 | fe adc 0 write 0x14 0x00 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(20) <- 0x0 (0) |
| 14 | fe adc 0 write 0x4 0x00 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(04) <- 0x0 (0) |
| 15 | fe adc 0 write 0x5 0x01 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(05) <- 0x1 (1) |
| 16 | fe adc 0 write 0xD 0x01 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(13) <- 0x1 (1) |
| 17 | fe adc 0 write 0x4 0x00 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(04) <- 0x0 (0) |
| 18 | fe adc 0 write 0x5 0x02 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(05) <- 0x2 (2) |
| 19 | fe adc 0 write 0xD 0x02 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(13) <- 0x2 (2) |
| 20 | fe adc 0 write 0x4 0x00 | 0 | 0 Tdcm(2) Fem(00) Front-End ADC Reg(04) <- 0x0 (0) |

| | | | |
|----|-------------------------|---|--|
| 21 | fe adc 0 write 0x5 0x04 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(05) <- 0x4 (4) |
| 22 | fe adc 0 write 0xD 0x04 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(13) <- 0x4 (4) |
| 23 | fe adc 0 write 0x4 0x00 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(04) <- 0x0 (0) |
| 24 | fe adc 0 write 0x5 0x08 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(05) <- 0x8 (8) |
| 25 | fe adc 0 write 0xD 0x07 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(13) <- 0x7 (7) |
| 26 | fe adc 0 write 0x4 0x01 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(04) <- 0x1 (1) |
| 27 | fe adc 0 write 0x5 0x00 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(05) <- 0x0 (0) |
| 28 | fe adc 0 write 0xD 0x01 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(13) <- 0x1 (1) |
| 29 | fe adc 0 write 0x4 0x02 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(04) <- 0x2 (2) |
| 30 | fe adc 0 write 0x5 0x00 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(05) <- 0x0 (0) |
| 31 | fe adc 0 write 0xD 0x02 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(13) <- 0x2 (2) |
| 32 | fe adc 0 write 0x4 0x04 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(04) <- 0x4 (4) |
| 33 | fe adc 0 write 0x5 0x00 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(05) <- 0x0 (0) |
| 34 | fe adc 0 write 0xD 0x04 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(13) <- 0x4 (4) |
| 35 | fe adc 0 write 0x4 0x08 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(04) <- 0x8 (8) |
| 36 | fe adc 0 write 0x5 0x00 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(05) <- 0x0 (0) |
| 37 | fe adc 0 write 0xD 0x07 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(13) <- 0x7 (7) |
| 38 | fe 0 subtract_ped 0 | 0 | 0 Tdc(2) Fem(00) Reg(0) <- 0x0 |
| 39 | fe 0 zero_suppress 0 | 0 | 0 Tdc(2) Fem(00) Reg(0) <- 0x0 |
| 40 | fe 0 zs_pre_post 4 8 | 0 | 0 Tdc(2) Fem(00) Reg(5) <- 0xc4 |
| 41 | be 0 eb keep_fem_soe 0 | 0 | 0 Tdc(2) Reg(0) <- 0x0 |
| 42 | be 0 eb check_ev_nb 1 | 0 | 0 Tdc(2) Reg(0) <- 0x800000 |
| 43 | be 0 eb check_ev_ts 1 | 0 | 0 Tdc(2) Reg(0) <- 0x1000000 |
| 44 | be 0 eb ts_tolerance 0 | 0 | 0 Tdc(2) Reg(0) = 0x1a40000 (27525120) Time_Stamp_Tolerance +/-: 0 |
| 45 | be 0 event_limit 0x0 | 0 | 0 Tdc(2) Reg(6) <- 0x0 |
| 46 | be 0 trig_rate 0 50 | 0 | 0 Tdc(2) Reg(6) <- 0x32 |
| 47 | be 0 restart | 0 | 0 Tdc(2) Reg(5) <- restart done |
| 48 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 49 | be 0 trig_ena 1 | 0 | 0 Tdc(2) Reg(6) <- 0x1000 |
| 50 | be 0 trig_ena 0 | 0 | 0 Tdc(2) Reg(6) <- 0x0 |
| 51 | be 0 state eb | 0 | 0 Tdc(2) Reg(27) = 0x48020003 (Event_Builder: COLLECTING_SOE WAIT_FEM_PKT Current) |
| 52 | be 0 state tg | 0 | 0 Tdc(2) Reg(27) = 0x48020003 (Trigger_Generator: FEM_BUSY NO_BUSY_MISS) |
| 53 | be 0 state pm | 0 | 0 Tdc(2) Reg(27) = 0x48020003 (Packet_Mover: WAIT_PKT_FIFO_NE) |
| 54 | fe 0 state | 0 | 0 Tdc(2) Fem(00) State = 0x11 (Aligned Dev_Ready) |
| 55 | fe adc 0 write 0x4 0x0F | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(04) <- 0xf (15) |
| 56 | fe adc 0 write 0x5 0x0F | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(05) <- 0xf (15) |
| 57 | fe adc 0 write 0xD 0x00 | 0 | 0 Tdc(2) Fem(00) Front-End ADC Reg(13) <- 0x0 (0) |

| Pulser test | | | |
|-------------|------------------------------------|-------|---|
| NO | Command | Error | Response |
| 0 | daq 0xFFFF F | 0 | 0 Tdc(2): daq paused |
| 1 | fe 0 after 0:7 wrchk 3 0x0 0x0 0x0 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 2 | fe 0 after 0:7 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 3 | fe 0 emit_hit_cnt 0 | 0 | 0 Tdc(2) Fem(00) Reg(0) <- 0x0 |
| 4 | fe 0 emit_empty_ch 0 | 0 | 0 Tdc(2) Fem(00) Reg(5) <- 0x0 |
| 5 | fe 0 emit_lst_cell_rd 0 | 0 | 0 Tdc(2) Fem(00) Reg(5) <- 0x0 |
| 6 | fe 0 keep_rst 0 | 0 | 0 Tdc(2) Fem(00) Reg(0) <- 0x0 |
| 7 | fe 0 skip_rst 2 | 0 | 0 Tdc(2) Fem(00) Reg(0) <- 0x40000 |
| 8 | fe 0 test_enable 0 | 0 | 0 Tdc(2) Fem(00) Reg(5) <- 0x0 |
| 9 | fe 0 test_mode 1 | 0 | 0 Tdc(2) Fem(00) Reg(5) <- 0x400 |
| 10 | fe 0 tdata A 0x1FF | 0 | 0 Tdc(2) Fem(00) TestData: linear ramp from 0 to 510 |
| 11 | fe 0 test_zbt 0 | 0 | 0 Tdc(2) Fem(00) Reg(5) <- 0x0 |
| 12 | fe 0 asic_mask 0x0 | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0x0 |
| 13 | fe 0 asic_mask | 0 | 0 Tdc(2) Fem(00) Reg(9) = 0x80 (128) Asic_Mask: 0x0 |
| 14 | fe 0 pulser 0 enable 0 | 0 | 0 Tdc(2) Fem(00) Reg(3) <- 0x0 |
| 15 | fe 0 pulser 0 ft_enable 0 | 0 | 0 Tdc(2) Fem(00) Reg(3) <- 0x0 |
| 16 | fe 0 pulser 0 model T2K2 | 0 | 0 Tdc(2) Fem(00) pulser_DAC <- 3 (T2K2) |
| 17 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 18 | fe 0 pulser 0 ampl 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3fff |
| 19 | fe 0 pulser 0 delay 3000 | 0 | 0 Tdc(2) Fem(00) Reg(3) <- 0xbb8 |
| 20 | fe pulser load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 21 | fe 0 pulser 0 enable 1 | 0 | 0 Tdc(2) Fem(00) Reg(3) <- 0x10000 |
| 22 | be 0 eb keep_fem_soe 0 | 0 | 0 Tdc(2) Reg(0) <- 0x0 |
| 23 | be 0 eb check_ev_nb 1 | 0 | 0 Tdc(2) Reg(0) <- 0x800000 |
| 24 | be 0 eb check_ev_ts 1 | 0 | 0 Tdc(2) Reg(0) <- 0x1000000 |
| 25 | be 0 eb ts_tolerance 0 | 0 | 0 Tdc(2) Reg(0) = 0x1a40000 (27525120) Time_Stamp_Tolerance +/-: 0 |
| 26 | be 0 event_limit 0x0 | 0 | 0 Tdc(2) Reg(6) <- 0x0 |
| 27 | be 0 trig_rate 0 50 | 0 | 0 Tdc(2) Reg(6) <- 0x32 |
| 28 | be 0 trig_delay 0 0 | 0 | 0 Tdc(2) Reg(8) <- 0x0 |
| 29 | be 0 trig_delay 1 0 | 0 | 0 Tdc(2) Reg(8) <- 0x0 |
| 30 | be 0 trig_delay 2 0 | 0 | 0 Tdc(2) Reg(9) <- 0x0 |
| 31 | be 0 trig_delay 3 0 | 0 | 0 Tdc(2) Reg(9) <- 0x0 |
| 32 | be 0 ss_trig_delay 0x4 | 0 | 0 Tdc(2) Reg(14) <- 0x4 |
| 33 | be 0 ss_trig_ena 1 | 0 | 0 Tdc(2) Reg(6) <- 0x10000 |
| 34 | be 0 restart | 0 | 0 Tdc(2) Reg(5) <- restart done |
| 35 | be 0 restart | 0 | 0 Tdc(2) Reg(5) <- restart done |
| 36 | be 0 isobus 0x0C | 0 | 0 Tdc(2) Reg(5) <- 0x0000000c (CLR_EVCNT CLR_TSTAMP auto-clear) |

| | | | |
|-----|--|---|---|
| 37 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 38 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 39 | fe 0 asic_mask 0xfffe | 0 | 0 Tdcm(2) Fem(00) Reg(9) <- 0xfffe0000 |
| 40 | fe 0 after 0 test_mode 0x1 | 0 | 0 Tdcm(2) Fem(00) After(0) Reg(1) <- Test_mode=calibration |
| 41 | fe 0 after 0 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdcm(2) Fem(00) After(0) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 42 | fe 0 after 0 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdcm(2) Fem(00) After(0) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 43 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 44 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 45 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 46 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 47 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 48 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 49 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 50 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 51 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 52 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 53 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 54 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 55 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 56 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 57 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 58 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 59 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 60 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 61 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 62 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 63 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 64 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 65 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.950 V |
| 66 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 67 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 68 | fe 0 asic_mask 0x0 | 0 | 0 Tdcm(2) Fem(00) Reg(9) <- 0x0 |
| 69 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 70 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 71 | fe 0 asic_mask 0xfffd | 0 | 0 Tdcm(2) Fem(00) Reg(9) <- 0xfffd0000 |
| 72 | fe 0 after 1 test_mode 0x1 | 0 | 0 Tdcm(2) Fem(00) After(1) Reg(1) <- Test_mode=calibration |
| 73 | fe 0 after 1 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdcm(2) Fem(00) After(1) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 74 | fe 0 after 1 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdcm(2) Fem(00) After(1) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 75 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 76 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 77 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 78 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 79 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 80 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 81 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 82 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 83 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 84 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 85 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 86 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 87 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 88 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 89 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 90 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 91 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 92 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.950 V |
| 93 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 94 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 95 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 96 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 97 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.950 V |
| 98 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 99 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 100 | fe 0 asic_mask 0x0 | 0 | 0 Tdcm(2) Fem(00) Reg(9) <- 0x0 |
| 101 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 102 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdcm(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 103 | fe 0 asic_mask 0xfffb | 0 | 0 Tdcm(2) Fem(00) Reg(9) <- 0xfffb0000 |
| 104 | fe 0 after 2 test_mode 0x1 | 0 | 0 Tdcm(2) Fem(00) After(2) Reg(1) <- Test_mode=calibration |
| 105 | fe 0 after 2 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdcm(2) Fem(00) After(2) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 106 | fe 0 after 2 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdcm(2) Fem(00) After(2) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 107 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 108 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 109 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 110 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 111 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 112 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 113 | fe pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 114 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.950 V |

| | | | |
|-----|--|---|--|
| 115 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 116 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 117 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 118 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 119 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 120 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 121 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 122 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 123 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 124 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 125 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 126 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 127 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 128 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 129 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.950 V |
| 130 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 131 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 132 | fe 0 asic_mask 0x0 | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0x0 |
| 133 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 134 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 135 | fe 0 asic_mask 0xff7 | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0xffff70000 |
| 136 | fe 0 after 3 test_mode 0x1 | 0 | 0 Tdc(2) Fem(00) After(3) Reg(1) <- Test_mode=calibration |
| 137 | fe 0 after 3 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdc(2) Fem(00) After(3) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 138 | fe 0 after 3 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdc(2) Fem(00) After(3) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 139 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 140 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 141 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 142 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 143 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 144 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 145 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 146 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 147 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 148 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 149 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 150 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 151 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.950 V |
| 152 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 153 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 154 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 155 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 156 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 157 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 158 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 159 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 160 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 161 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 162 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 163 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 164 | fe 0 asic_mask 0x0 | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0x0 |
| 165 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 166 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 167 | fe 0 asic_mask 0xffef | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0xffef0000 |
| 168 | fe 0 after 4 test_mode 0x1 | 0 | 0 Tdc(2) Fem(00) After(4) Reg(1) <- Test_mode=calibration |
| 169 | fe 0 after 4 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdc(2) Fem(00) After(4) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 170 | fe 0 after 4 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdc(2) Fem(00) After(4) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 171 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 172 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 173 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 174 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 175 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 176 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 177 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 178 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 179 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 180 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 181 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 182 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 183 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 184 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 185 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 186 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 187 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 188 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 189 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 190 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 191 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 192 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |

| | | | |
|-----|--|---|--|
| 193 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 194 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 195 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 196 | fe 0 asic_mask 0x0 | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0x0 |
| 197 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 198 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 199 | fe 0 asic_mask 0xffdf | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0xffdf0000 |
| 200 | fe 0 after 5 test_mode 0x1 | 0 | 0 Tdc(2) Fem(00) After(5) Reg(1) <- Test_mode=calibration |
| 201 | fe 0 after 5 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdc(2) Fem(00) After(5) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 202 | fe 0 after 5 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdc(2) Fem(00) After(5) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 203 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 204 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 205 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 206 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 207 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 208 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 209 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 210 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 211 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 212 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 213 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 214 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 215 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.950 V |
| 216 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 217 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 218 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 219 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 220 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 221 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 222 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 223 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 224 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 225 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 226 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 227 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 228 | fe 0 asic_mask 0x0 | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0x0 |
| 229 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 230 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 231 | fe 0 asic_mask 0xffbf | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0xffbf0000 |
| 232 | fe 0 after 6 test_mode 0x1 | 0 | 0 Tdc(2) Fem(00) After(6) Reg(1) <- Test_mode=calibration |
| 233 | fe 0 after 6 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdc(2) Fem(00) After(6) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 234 | fe 0 after 6 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdc(2) Fem(00) After(6) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 235 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 236 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 237 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 238 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 239 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 240 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 241 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 242 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 243 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 244 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 245 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 246 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 247 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.950 V |
| 248 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 249 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 250 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 251 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 252 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.950 V |
| 253 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 254 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 255 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 256 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 257 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 258 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 259 | be 0 isobus 0x60 | 0 | 0 Tdc(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 260 | fe 0 asic_mask 0x0 | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0x0 |
| 261 | fe 0 after 0:7 wrchk 3 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(3) <- 0x0 0x0 0x0 (8 chip verified) |
| 262 | fe 0 after 0:7 wrchk 4 0x0 0x0000 0x0000 | 0 | 0 Tdc(2) Fem(00) After(0:7) Reg(4) <- 0x0 0x0 0x0 (8 chip verified) |
| 263 | fe 0 asic_mask 0xff7f | 0 | 0 Tdc(2) Fem(00) Reg(9) <- 0xff7f0000 |
| 264 | fe 0 after 7 test_mode 0x1 | 0 | 0 Tdc(2) Fem(00) After(7) Reg(1) <- Test_mode=calibration |
| 265 | fe 0 after 7 wrchk 3 0x0 0x1000 0x0 | 0 | 0 Tdc(2) Fem(00) After(7) Reg(3) <- 0x0 0x1000 0x0 (1 chip verified) |
| 266 | fe 0 after 7 wrchk 4 0x0 0x0 0x0 | 0 | 0 Tdc(2) Fem(00) After(7) Reg(4) <- 0x0 0x0 0x0 (1 chip verified) |
| 267 | fe 0 pulser 0 base 16383 | 0 | 0 Tdc(2) Fem(00) Pulser_Base <- 0x3fff |
| 268 | fe pulser 0 load | 0 | 0 Tdc(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 269 | fe 0 moni A 0 | 0 | 0 Tdc(2) Fem(00) FEC_Vad: 1.940 V |
| 270 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdc(2) Fem(00) Pulser_Amplitude <- 0x3e1c |

| | | | |
|-----|--------------------------|---|--|
| 271 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 272 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 273 | fe 0 pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 274 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 275 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 276 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 277 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 278 | fe 0 pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 279 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.950 V |
| 280 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 281 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 282 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 283 | fe 0 pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 284 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 285 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 286 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 287 | fe 0 pulser 0 base 16383 | 0 | 0 Tdcm(2) Fem(00) Pulser_Base <- 0x3fff |
| 288 | fe 0 pulser 0 load | 0 | 0 Tdcm(2) Fem(00) Reg(1) <- 0x0 GEN_GO pulsed |
| 289 | fe 0 moni A 0 | 0 | 0 Tdcm(2) Fem(00) FEC_Vad: 1.940 V |
| 290 | fe 0 pulser 0 ampl 15900 | 0 | 0 Tdcm(2) Fem(00) Pulser_Amplitude <- 0x3e1c |
| 291 | be 0 isobus 0x60 | 0 | 0 Tdcm(2) Reg(5) <- 0x00000060 (WCK_SYNCH SCA_START auto-clear) |
| 292 | fe 0 asic_mask 0x0 | 0 | 0 Tdcm(2) Fem(00) Reg(9) <- 0x0 |
| 293 | be 0 trig_ena 0 | 0 | 0 Tdcm(2) Reg(6) <- 0x0 |

Pedestal data before centermean

| CHIP 0 | | | CHIP 1 | | | CHIP 2 | | | CHIP 3 | | | CHIP 4 | | | CHIP 5 | | | CHIP 6 | | | CHIP 7 | | |
|--------|-------|-----|--------|-------|-----|--------|-------|-----|--------|-------|-----|--------|-------|-----|--------|-------|-----|--------|-------|-----|--------|-------|-----|
| CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD |
| 0 r | 0.0 | 0.0 | 0 r | 0.0 | 0.0 | 0 r | 0.0 | 0.0 | 0 r | 0.0 | 0.0 | 0 r | 0.0 | 0.0 | 0 r | 0.0 | 0.0 | 0 r | 0.0 | 0.0 | 0 r | 0.0 | 0.0 |
| 1 r | 511.0 | 0.0 | 1 r | 511.0 | 0.0 | 1 r | 511.0 | 0.0 | 1 r | 508.3 | 4.4 | 1 r | 511.0 | 0.0 | 1 r | 511.0 | 0.0 | 1 r | 511.0 | 0.0 | 1 r | 511.0 | 0.0 |
| 2 r | 382.1 | 0.7 | 2 r | 388.4 | 0.7 | 2 r | 370.4 | 0.7 | 2 r | 350.2 | 0.7 | 2 r | 404.8 | 0.7 | 2 r | 347.7 | 0.7 | 2 r | 389.1 | 0.7 | 2 r | 313.3 | 0.7 |
| 3 | 330.7 | 5.0 | 3 | 419.0 | 5.0 | 3 | 283.9 | 5.0 | 3 | 293.1 | 5.1 | 3 | 389.1 | 5.6 | 3 | 285.6 | 4.9 | 3 | 263.1 | 5.1 | 3 | 264.9 | 5.6 |
| 4 | 381.7 | 4.5 | 4 | 356.6 | 4.7 | 4 | 200.0 | 4.2 | 4 | 305.3 | 4.9 | 4 | 346.6 | 5.3 | 4 | 306.6 | 4.8 | 4 | 246.6 | 4.6 | 4 | 182.3 | 4.8 |
| 5 | 348.4 | 4.7 | 5 | 343.0 | 4.7 | 5 | 294.5 | 4.7 | 5 | 347.1 | 5.2 | 5 | 387.5 | 5.3 | 5 | 276.0 | 4.7 | 5 | 279.3 | 4.8 | 5 | 225.8 | 5.1 |
| 6 | 270.0 | 4.5 | 6 | 365.4 | 4.2 | 6 | 310.3 | 4.2 | 6 | 373.6 | 4.5 | 6 | 419.2 | 5.0 | 6 | 286.0 | 4.9 | 6 | 277.9 | 4.3 | 6 | 184.1 | 4.8 |
| 7 | 339.6 | 5.0 | 7 | 426.1 | 4.8 | 7 | 286.5 | 4.5 | 7 | 383.2 | 5.1 | 7 | 350.1 | 5.5 | 7 | 274.0 | 5.0 | 7 | 258.3 | 4.5 | 7 | 219.1 | 4.9 |
| 8 | 326.4 | 4.3 | 8 | 365.3 | 4.1 | 8 | 249.5 | 4.5 | 8 | 265.1 | 4.9 | 8 | 385.4 | 5.2 | 8 | 243.1 | 4.8 | 8 | 360.6 | 4.6 | 8 | 184.3 | 4.8 |
| 9 | 350.4 | 5.1 | 9 | 369.1 | 4.7 | 9 | 307.2 | 4.4 | 9 | 251.4 | 4.8 | 9 | 397.4 | 4.9 | 9 | 282.9 | 4.5 | 9 | 298.5 | 4.4 | 9 | 195.8 | 4.9 |
| 10 | 254.0 | 4.3 | 10 | 390.8 | 4.2 | 10 | 281.0 | 4.2 | 10 | 327.2 | 4.7 | 10 | 403.7 | 5.0 | 10 | 324.5 | 4.7 | 10 | 263.0 | 4.4 | 10 | 212.3 | 5.3 |
| 11 | 323.9 | 4.6 | 11 | 346.0 | 4.4 | 11 | 295.7 | 4.4 | 11 | 320.1 | 5.0 | 11 | 402.0 | 5.2 | 11 | 335.0 | 4.8 | 11 | 282.3 | 4.8 | 11 | 263.8 | 4.9 |
| 12 | 294.4 | 4.3 | 12 | 383.9 | 4.4 | 12 | 307.1 | 4.2 | 12 | 370.8 | 4.8 | 12 | 444.4 | 5.0 | 12 | 339.1 | 4.7 | 12 | 308.4 | 4.6 | 12 | 207.6 | 4.7 |
| 13 | 366.0 | 4.7 | 13 | 343.4 | 4.2 | 13 | 219.0 | 4.4 | 13 | 339.5 | 4.8 | 13 | 354.8 | 5.0 | 13 | 219.4 | 4.7 | 13 | 237.1 | 4.5 | 13 | 219.7 | 4.8 |
| 14 | 310.6 | 4.3 | 14 | 348.8 | 4.4 | 14 | 173.1 | 4.2 | 14 | 346.4 | 4.6 | 14 | 348.8 | 5.1 | 14 | 261.9 | 4.5 | 14 | 333.0 | 4.4 | 14 | 148.2 | 5.2 |
| 15 f | 289.4 | 1.7 | 15 f | 381.4 | 1.6 | 15 f | 335.6 | 1.6 | 15 f | 327.3 | 1.6 | 15 f | 316.4 | 1.6 | 15 f | 300.4 | 1.6 | 15 f | 268.8 | 1.5 | 15 f | 294.9 | 1.7 |
| 16 | 385.9 | 4.6 | 16 | 399.6 | 4.4 | 16 | 179.9 | 4.5 | 16 | 303.7 | 4.8 | 16 | 422.0 | 4.9 | 16 | 321.1 | 4.7 | 16 | 275.7 | 4.6 | 16 | 168.2 | 5.0 |
| 17 | 377.0 | 4.4 | 17 | 380.9 | 4.4 | 17 | 224.3 | 4.3 | 17 | 334.5 | 4.5 | 17 | 348.1 | 4.9 | 17 | 292.9 | 4.5 | 17 | 331.5 | 4.5 | 17 | 281.2 | 5.0 |
| 18 | 343.3 | 4.7 | 18 | 341.4 | 4.5 | 18 | 197.3 | 4.7 | 18 | 331.8 | 4.7 | 18 | 389.7 | 5.0 | 18 | 264.9 | 4.5 | 18 | 319.2 | 4.2 | 18 | 138.7 | 4.7 |
| 19 | 381.7 | 4.4 | 19 | 371.3 | 4.1 | 19 | 322.1 | 4.4 | 19 | 286.1 | 4.5 | 19 | 391.6 | 4.8 | 19 | 289.7 | 4.4 | 19 | 291.9 | 4.5 | 19 | 264.9 | 5.0 |
| 20 | 247.7 | 4.6 | 20 | 357.4 | 4.4 | 20 | 260.0 | 4.5 | 20 | 243.8 | 4.8 | 20 | 349.7 | 4.8 | 20 | 344.3 | 4.3 | 20 | 309.4 | 4.8 | 20 | 250.9 | 5.2 |
| 21 | 400.1 | 4.2 | 21 | 334.4 | 4.3 | 21 | 232.5 | 4.1 | 21 | 334.4 | 4.5 | 21 | 330.9 | 4.8 | 21 | 262.1 | 4.5 | 21 | 308.8 | 4.5 | 21 | 270.5 | 4.9 |
| 22 | 408.8 | 4.7 | 22 | 314.3 | 4.2 | 22 | 272.6 | 4.4 | 22 | 319.6 | 4.9 | 22 | 358.6 | 4.9 | 22 | 233.8 | 4.5 | 22 | 270.8 | 4.2 | 22 | 177.6 | 4.6 |
| 23 | 364.4 | 4.5 | 23 | 334.7 | 4.3 | 23 | 262.5 | 4.1 | 23 | 309.4 | 4.6 | 23 | 371.7 | 4.7 | 23 | 263.6 | 4.5 | 23 | 313.1 | 4.4 | 23 | 262.8 | 4.8 |
| 24 | 307.4 | 5.0 | 24 | 379.1 | 4.2 | 24 | 252.4 | 4.2 | 24 | 310.2 | 4.6 | 24 | 270.1 | 4.8 | 24 | 289.2 | 4.4 | 24 | 288.3 | 4.3 | 24 | 283.0 | 4.6 |
| 25 | 441.6 | 4.4 | 25 | 333.2 | 4.3 | 25 | 282.6 | 4.0 | 25 | 218.2 | 4.5 | 25 | 419.1 | 4.8 | 25 | 227.5 | 4.3 | 25 | 262.0 | 4.6 | 25 | 281.7 | 4.9 |
| 26 | 283.3 | 4.6 | 26 | 328.1 | 4.4 | 26 | 332.0 | 4.3 | 26 | 288.5 | 4.5 | 26 | 346.1 | 4.8 | 26 | 331.1 | 4.7 | 26 | 248.1 | 4.1 | 26 | 178.7 | 4.6 |
| 27 | 298.5 | 4.2 | 27 | 368.3 | 4.0 | 27 | 193.2 | 4.3 | 27 | 340.6 | 4.7 | 27 | 314.0 | 5.0 | 27 | 229.2 | 4.5 | 27 | 324.3 | 4.3 | 27 | 225.2 | 4.7 |
| 28 f | 318.1 | 1.8 | 28 f | 344.3 | 1.6 | 28 f | 225.5 | 1.6 | 28 f | 343.4 | 1.7 | 28 f | 413.9 | 1.6 | 28 f | 231.2 | 1.6 | 28 f | 242.8 | 1.7 | 28 f | 210.9 | 1.6 |
| 29 | 331.3 | 4.8 | 29 | 390.4 | 4.3 | 29 | 273.5 | 4.6 | 29 | 316.1 | 5.0 | 29 | 334.4 | 4.7 | 29 | 254.6 | 3.2 | 29 | 275.9 | 4.7 | 29 | 208.6 | 4.9 |
| 30 | 385.8 | 4.4 | 30 | 360.8 | 4.2 | 30 | 292.3 | 4.2 | 30 | 316.9 | 4.6 | 30 | 398.8 | 4.8 | 30 | 290.4 | 2.9 | 30 | 316.4 | 4.5 | 30 | 161.3 | 4.9 |
| 31 | 417.2 | 4.4 | 31 | 369.9 | 4.5 | 31 | 226.3 | 4.1 | 31 | 328.0 | 4.4 | 31 | 365.9 | 4.9 | 31 | 222.3 | 4.6 | 31 | 264.1 | 4.5 | 31 | 222.4 | 4.6 |
| 32 | 399.2 | 4.3 | 32 | 309.1 | 4.1 | 32 | 212.5 | 4.1 | 32 | 316.4 | 4.5 | 32 | 316.8 | 5.0 | 32 | 246.4 | 4.8 | 32 | 318.9 | 4.5 | 32 | 204.8 | 5.0 |
| 33 | 378.8 | 4.5 | 33 | 439.9 | 4.2 | 33 | 229.1 | 4.5 | 33 | 307.7 | 4.6 | 33 | 321.5 | 4.5 | 33 | 268.3 | 4.7 | 33 | 307.9 | 4.3 | 33 | 225.5 | 4.9 |
| 34 | 364.5 | 4.2 | 34 | 377.4 | 4.0 | 34 | 289.0 | 4.0 | 34 | 262.5 | 4.3 | 34 | 314.7 | 4.8 | 34 | 371.4 | 4.0 | 34 | 269.6 | 4.6 | 34 | 181.4 | 4.9 |
| 35 | 370.8 | 4.4 | 35 | 313.3 | 4.3 | 35 | 266.8 | 4.3 | 35 | 361.9 | 4.6 | 35 | 445.9 | 4.8 | 35 | 251.7 | 3.0 | 35 | 276.8 | 4.9 | 35 | 200.8 | 4.8 |
| 36 | 321.6 | 4.1 | 36 | 406.5 | 3.9 | 36 | 210.2 | 4.0 | 36 | 289.4 | 4.7 | 36 | 316.4 | 4.8 | 36 | 235.5 | 3.0 | 36 | 321.8 | 4.8 | 36 | 236.3 | 5.2 |
| 37 | 341.0 | 4.4 | 37 | 387.8 | 4.5 | 37 | 263.1 | 4.5 | 37 | 312.9 | 4.6 | 37 | 350.1 | 4.9 | 37 | 203.8 | 4.8 | 37 | 303.7 | 4.3 | 37 | 255.1 | 4.8 |
| 38 | 299.8 | 4.3 | 38 | 423.7 | 4.1 | 38 | 225.4 | 4.2 | 38 | 282.6 | 4.6 | 38 | 318.8 | 5.1 | 38 | 261.6 | 4.5 | 38 | 310.4 | 4.5 | 38 | 195.3 | 5.0 |
| 39 | 369.0 | 4.6 | 39 | 318.6 | 4.5 | 39 | 305.4 | 4.4 | 39 | 283.6 | 4.8 | 39 | 392.6 | 5.2 | 39 | 273.6 | 5.2 | 39 | 338.8 | 2.9 | 39 | 167.6 | 5.1 |
| 40 | 326.1 | 4.4 | 40 | 406.1 | 4.1 | 40 | 225.9 | 4.2 | 40 | 266.9 | 4.3 | 40 | 351.1 | 5.0 | 40 | 347.9 | 4.6 | 40 | 290.1 | 4.5 | 40 | 205.1 | 5.2 |
| 41 | 358.1 | 3.8 | 41 | 365.4 | 3.7 | 41 | 284.3 | 3.9 | 41 | 293.7 | 3.9 | 41 | 393.2 | 4.2 | 41 | 276.4 | 3.9 | 41 | 335.1 | 4.2 | 41 | 319.1 | 4.6 |
| 42 | 361.7 | 4.2 | 42 | 365.9 | 3.9 | 42 | 261.1 | 3.9 | 42 | 257.9 | 4.2 | 42 | 299.6 | 4.4 | 42 | 315.1 | 4.5 | 42 | 323.3 | 4.2 | 42 | 202.8 | 4.8 |
| 43 | 371.6 | 4.0 | 43 | 332.2 | 3.9 | 43 | 222.3 | 3.9 | 43 | 364.5 | 4.5 | 43 | 246.9 | 4.2 | 43 | 325.7 | 3.9 | 43 | 273.0 | 4.2 | 43 | 262.1 | 4.4 |
| 44 | 403.9 | 4.5 | 44 | 302.0 | 4.2 | 44 | 252.7 | 4.2 | 44 | 308.9 | 4.3 | 44 | 370.6 | 4.4 | 44 | 255.9 | 4.4 | 44 | 278.0 | 4.4 | 44 | 233.7 | 4.7 |
| 45 | 325.5 | 4.1 | 45 | 391.6 | 3.7 | 45 | 325.6 | 3.9 | 45 | 286.6 | 3.9 | 45 | 396.9 | 4.4 | 45 | 264.9 | 4.1 | 45 | 355.6 | 3.9 | 45 | 222.6 | 4.6 |
| 46 | 351.7 | 4.6 | 46 | 374.5 | 3.9 | 46 | 340.1 | 4.4 | 46 | 348.7 | 4.2 | 46 | 399.1 | 4.4 | 46 | 232.1 | 2.7 | 46 | 331.3 | 4.5 | 46 | 241.7 | 4.6 |
| 47 | 334.8 | 4.0 | 47 | 382.1 | 4.1 | 47 | 241.6 | 4.0 | 47 | 294.1 | 4.0 | 47 | 377.2 | 4.4 | 47 | 319.8 | 4.2 | 47 | 260.5 | 4.0 | 47 | 262.3 | 4.4 |
| 48 | 390.0 | 4.2 | 48 | 365.0 | 3.8 | 48 | 285.0 | 4.1 | 48 | 325.2 | 4.2 | 48 | 382.5 | 4.7 | 48 | 308.1 | 4.2 | 48 | 248.3 | 4.0 | 48 | 237.6 | 4.6 |
| 49 | 332.2 | 4.1 | 49 | 424.8 | 4.0 | 49 | 192.4 | 4.0 | 49 | 282.8 | 4.1 | 49 | 374.4 | 4.4 | 49 | 276.5 | 4.1 | 49 | 301.9 | 4.0 | 49 | 225.2 | 4.5 |
| 50 | 340.0 | 4.2 | 50 | 289.9 | 4.1 | 50 | 246.7 | 4.2 | 50 | 265.8 | 4.3 | 50 | 369.3 | 4.4 | 50 | 228.4 | 4.4 | 50 | 321.3 | 4.3 | 50 | 170.8 | 4.6 |
| 51 | 362.0 | 4.0 | 51 | 399.2 | 3.6 | 51 | 221.7 | 4.0 | 51 | 282.1 | 4.1 | 51 | 316.1 | 4.1 | 51 | 338.9 | 4.3 | 51 | 308.3 | 4.1 | 51 | 284.8 | 4.6 |
| 52 | 309.6 | 4.4 | 52 | 387.8 | 4.3 | 52 | 202.1 | 4.0 | 52 | 335.1 | 4.4 | 52 | 333.8 | 4.6 | 52 | 276.8 | 4.3 | 52 | 264.4 | 4.3 | 52 | 157.7 | 4.8 |
| 53 f | 343.2 | 1.4 | 53 f | 437.4 | 1.5 | 53 f | 235.4 | 1.6 | 53 f | 252.1 | 1.6 | 53 f | 355.0 | 1.5 | 53 f | 279.6 | 1.5 | 53 f | 381.3 | 1.5 | 53 f | 203.3 | 1.6 |
| 54 | 362.2 | 4.1 | 54 | 343.9 | 4.2 | 54 | 260.1 | 4.1 | 54 | 285.9 | 4.0 | 54 | 370.6 | 4.2 | 54 | 352.9 | 4.1 | 54 | 294.6 | 3.9 | 54 | 203.9 | 4.6 |
| 55 | 381.7 | 4.3 | 55 | 427.2 | 3.9 | 55 | 282.0 | 4.1 | 55 | 283.4 | 4.2 | 55 | 391.6 | 4.3 | 55 | 280.9 | 4.2 | 55 | 300.7 | 4.2 | 55 | 129.3 | 4.7 |
| 56 | 303.8 | 4.3 | 56 | 359.9 | 3.7 | 56 | 292.6 | 4.1 | 56 | 360.4 | 4.0 | 56 | 406.3 | 4.3 | 56 | 258.9 | 4.1 | 56 | 286.1 | 4.2 | 56 | 211.6 | 4.6 |
| 57 | 388.8 | 4.3 | 57 | 402.6 | 3.9 | 57 | 314.1 | 4.0 | 57 | 283.5 | 4.4 | 57 | 337.2 | 4.4 | 57 | 253.8 | 4.1 | 57 | 265.4 | 4.1 | 57 | 214.9 | 4.6 |
| 58 | 399.4 | 4.3 | 58 | 372.9 | 4.1 | 58 | 201.0 | 4.1 | 58 | 289.0 | 3.9 | 58 | 342.0 | 4.3 | | | | | | | | | |

Pedestal after centermean.

| CHIP 0 | | | CHIP 1 | | | CHIP 2 | | | CHIP 3 | | | CHIP 4 | | | CHIP 5 | | | CHIP 6 | | | CHIP 7 | | |
|--------|-------|-----|--------|-------|------|--------|-------|-----|--------|-------|------|--------|-------|------|--------|-------|-----|--------|-------|-----|--------|-------|-----|
| CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD | CH | M | STD |
| 0 r | 250.0 | 0.0 | 0 r | 250.0 | 0.0 | 0 r | 250.0 | 0.0 | 0 r | 250.0 | 0.0 | 0 r | 250.0 | 0.0 | 0 r | 250.0 | 0.0 | 0 r | 250.0 | 0.0 | 0 r | 250.0 | 0.0 |
| 1 r | 414.4 | 8.5 | 1 r | 428.4 | 11.3 | 1 r | 382.6 | 9.3 | 1 r | 260.2 | 12.1 | 1 r | 463.1 | 11.1 | 1 r | 432.1 | 7.9 | 1 r | 375.3 | 8.5 | 1 r | 386.0 | 7.1 |
| 2 r | 250.3 | 0.7 | 2 r | 250.4 | 0.7 | 2 r | 250.6 | 0.7 | 2 r | 250.3 | 0.7 | 2 r | 249.8 | 0.7 | 2 r | 249.8 | 0.7 | 2 r | 250.3 | 0.7 | 2 r | 250.5 | 0.7 |
| 3 | 250.6 | 5.1 | 3 | 250.1 | 4.7 | 3 | 251.2 | 4.8 | 3 | 250.6 | 5.3 | 3 | 250.4 | 5.4 | 3 | 250.6 | 4.8 | 3 | 251.3 | 4.9 | 3 | 249.2 | 5.3 |
| 4 | 250.9 | 4.4 | 4 | 251.1 | 4.4 | 4 | 251.5 | 4.7 | 4 | 249.4 | 4.7 | 4 | 250.2 | 5.3 | 4 | 248.5 | 4.9 | 4 | 250.4 | 4.6 | 4 | 249.6 | 5.0 |
| 5 | 250.1 | 4.9 | 5 | 249.8 | 4.6 | 5 | 249.6 | 4.5 | 5 | 249.5 | 5.3 | 5 | 249.1 | 5.0 | 5 | 250.2 | 4.6 | 5 | 250.6 | 4.7 | 5 | 250.8 | 5.2 |
| 6 | 250.3 | 4.5 | 6 | 250.8 | 4.3 | 6 | 249.6 | 4.2 | 6 | 249.6 | 4.6 | 6 | 250.8 | 5.2 | 6 | 250.4 | 4.7 | 6 | 251.5 | 4.6 | 6 | 250.3 | 4.9 |
| 7 | 248.3 | 4.6 | 7 | 248.6 | 4.5 | 7 | 250.7 | 4.7 | 7 | 251.4 | 5.0 | 7 | 250.8 | 5.0 | 7 | 251.5 | 4.5 | 7 | 252.0 | 4.3 | 7 | 249.5 | 5.1 |
| 8 | 249.9 | 4.3 | 8 | 249.5 | 4.4 | 8 | 249.7 | 4.3 | 8 | 251.8 | 4.8 | 8 | 251.4 | 5.0 | 8 | 250.1 | 4.7 | 8 | 249.6 | 5.0 | 8 | 251.0 | 4.9 |
| 9 | 250.6 | 4.6 | 9 | 250.7 | 4.6 | 9 | 251.1 | 4.6 | 9 | 249.6 | 5.0 | 9 | 250.8 | 4.9 | 9 | 248.9 | 4.6 | 9 | 251.5 | 4.5 | 9 | 249.8 | 4.8 |
| 10 | 250.4 | 4.2 | 10 | 251.1 | 4.3 | 10 | 251.0 | 4.2 | 10 | 251.8 | 4.5 | 10 | 250.1 | 5.1 | 10 | 248.4 | 4.6 | 10 | 249.9 | 4.4 | 10 | 249.0 | 5.0 |
| 11 | 249.7 | 4.6 | 11 | 250.2 | 4.6 | 11 | 251.3 | 4.4 | 11 | 250.4 | 5.0 | 11 | 250.9 | 5.1 | 11 | 249.3 | 4.7 | 11 | 249.9 | 4.4 | 11 | 250.5 | 4.7 |
| 12 | 250.8 | 4.3 | 12 | 249.9 | 4.3 | 12 | 250.2 | 4.3 | 12 | 249.9 | 4.7 | 12 | 251.2 | 5.0 | 12 | 249.9 | 4.7 | 12 | 250.0 | 4.5 | 12 | 249.5 | 4.9 |
| 13 | 250.5 | 4.7 | 13 | 250.1 | 4.4 | 13 | 249.8 | 4.5 | 13 | 250.5 | 4.8 | 13 | 251.0 | 4.7 | 13 | 251.2 | 4.7 | 13 | 251.1 | 4.4 | 13 | 250.6 | 4.9 |
| 14 | 251.3 | 4.4 | 14 | 249.5 | 4.5 | 14 | 251.1 | 4.6 | 14 | 251.7 | 4.4 | 14 | 249.5 | 4.9 | 14 | 250.9 | 4.4 | 14 | 250.4 | 4.4 | 14 | 251.0 | 5.0 |
| 15 f | 250.5 | 1.7 | 15 f | 250.6 | 1.8 | 15 f | 249.8 | 1.6 | 15 f | 251.1 | 1.6 | 15 f | 250.2 | 1.6 | 15 f | 250.6 | 1.6 | 15 f | 249.7 | 1.5 | 15 f | 249.8 | 1.6 |
| 16 | 250.1 | 4.4 | 16 | 250.1 | 4.4 | 16 | 249.2 | 4.5 | 16 | 249.0 | 4.5 | 16 | 251.2 | 5.0 | 16 | 249.6 | 4.8 | 16 | 250.1 | 4.2 | 16 | 250.3 | 5.1 |
| 17 | 251.1 | 4.3 | 17 | 249.9 | 4.2 | 17 | 250.9 | 4.2 | 17 | 250.3 | 4.5 | 17 | 251.8 | 4.8 | 17 | 251.0 | 4.5 | 17 | 248.8 | 4.2 | 17 | 250.5 | 4.9 |
| 18 | 251.0 | 4.6 | 18 | 250.3 | 4.4 | 18 | 250.9 | 4.2 | 18 | 249.3 | 4.6 | 18 | 250.0 | 4.7 | 18 | 249.9 | 4.5 | 18 | 250.7 | 4.3 | 18 | 250.1 | 4.8 |
| 19 | 249.5 | 4.2 | 19 | 249.8 | 4.0 | 19 | 250.9 | 4.1 | 19 | 250.9 | 4.4 | 19 | 249.9 | 4.8 | 19 | 250.7 | 4.4 | 19 | 249.8 | 4.4 | 19 | 252.2 | 5.0 |
| 20 | 250.9 | 4.7 | 20 | 250.3 | 4.5 | 20 | 251.4 | 4.4 | 20 | 249.9 | 4.8 | 20 | 250.1 | 4.9 | 20 | 250.2 | 4.4 | 20 | 250.2 | 4.4 | 20 | 249.5 | 4.7 |
| 21 | 251.9 | 4.4 | 21 | 249.8 | 4.1 | 21 | 249.8 | 4.3 | 21 | 250.7 | 4.5 | 21 | 250.7 | 4.7 | 21 | 249.8 | 4.6 | 21 | 249.8 | 4.7 | 21 | 250.5 | 4.9 |
| 22 | 250.7 | 4.6 | 22 | 250.1 | 4.4 | 22 | 250.0 | 4.3 | 22 | 248.7 | 4.7 | 22 | 251.2 | 5.0 | 22 | 250.8 | 4.5 | 22 | 249.9 | 4.5 | 22 | 249.1 | 4.5 |
| 23 | 250.0 | 4.5 | 23 | 249.9 | 4.2 | 23 | 250.2 | 4.2 | 23 | 252.2 | 4.5 | 23 | 250.6 | 4.8 | 23 | 249.4 | 4.4 | 23 | 250.3 | 4.6 | 23 | 249.5 | 5.1 |
| 24 | 249.9 | 4.6 | 24 | 249.7 | 4.2 | 24 | 250.2 | 4.3 | 24 | 251.4 | 4.5 | 24 | 251.5 | 4.9 | 24 | 251.5 | 4.3 | 24 | 251.2 | 4.6 | 24 | 251.5 | 4.8 |
| 25 | 249.0 | 4.3 | 25 | 251.0 | 4.2 | 25 | 250.1 | 4.2 | 25 | 251.2 | 4.7 | 25 | 250.1 | 4.6 | 25 | 250.3 | 4.5 | 25 | 249.6 | 4.5 | 25 | 249.9 | 4.8 |
| 26 | 249.8 | 4.4 | 26 | 251.1 | 4.3 | 26 | 249.8 | 4.3 | 26 | 252.2 | 4.7 | 26 | 249.0 | 4.9 | 26 | 250.7 | 4.6 | 26 | 250.0 | 4.3 | 26 | 248.6 | 4.8 |
| 27 | 250.2 | 4.4 | 27 | 250.0 | 4.0 | 27 | 249.5 | 4.3 | 27 | 250.1 | 4.5 | 27 | 249.8 | 4.9 | 27 | 252.8 | 4.7 | 27 | 251.2 | 4.2 | 27 | 249.5 | 4.7 |
| 28 f | 250.9 | 1.8 | 28 f | 250.4 | 1.7 | 28 f | 249.3 | 1.7 | 28 f | 251.4 | 1.7 | 28 f | 249.8 | 1.6 | 28 f | 250.0 | 1.6 | 28 f | 249.9 | 1.6 | 28 f | 250.6 | 1.8 |
| 29 | 249.7 | 4.6 | 29 | 250.8 | 4.5 | 29 | 250.3 | 4.4 | 29 | 249.6 | 4.7 | 29 | 250.2 | 4.6 | 29 | 250.3 | 2.7 | 29 | 250.1 | 4.3 | 29 | 250.2 | 4.7 |
| 30 | 250.1 | 4.3 | 30 | 250.6 | 4.1 | 30 | 250.8 | 4.4 | 30 | 250.4 | 4.5 | 30 | 249.9 | 4.7 | 30 | 250.7 | 3.0 | 30 | 251.3 | 4.3 | 30 | 249.8 | 4.7 |
| 31 | 250.9 | 4.7 | 31 | 249.5 | 4.3 | 31 | 250.0 | 4.3 | 31 | 251.7 | 4.6 | 31 | 250.0 | 4.9 | 31 | 251.0 | 4.8 | 31 | 250.7 | 4.3 | 31 | 251.4 | 4.9 |
| 32 | 250.8 | 4.2 | 32 | 249.9 | 4.0 | 32 | 250.2 | 4.1 | 32 | 250.9 | 4.6 | 32 | 248.7 | 5.0 | 32 | 250.6 | 4.5 | 32 | 250.8 | 4.5 | 32 | 250.6 | 4.9 |
| 33 | 250.1 | 4.4 | 33 | 249.6 | 4.3 | 33 | 249.6 | 4.3 | 33 | 250.6 | 4.6 | 33 | 249.7 | 4.7 | 33 | 251.3 | 4.3 | 33 | 248.9 | 4.6 | 33 | 250.1 | 4.7 |
| 34 | 250.0 | 4.3 | 34 | 250.1 | 3.9 | 34 | 248.4 | 4.3 | 34 | 250.2 | 4.3 | 34 | 250.4 | 5.0 | 34 | 248.7 | 3.0 | 34 | 250.3 | 4.6 | 34 | 250.6 | 4.8 |
| 35 | 251.4 | 4.5 | 35 | 249.4 | 4.4 | 35 | 251.8 | 4.3 | 35 | 251.0 | 4.6 | 35 | 249.5 | 4.8 | 35 | 249.9 | 2.7 | 35 | 250.2 | 4.4 | 35 | 250.1 | 4.8 |
| 36 | 249.6 | 4.0 | 36 | 248.6 | 4.0 | 36 | 250.6 | 4.2 | 36 | 250.2 | 4.5 | 36 | 251.7 | 5.0 | 36 | 250.9 | 3.3 | 36 | 248.7 | 4.4 | 36 | 250.0 | 4.8 |
| 37 | 251.2 | 4.3 | 37 | 250.2 | 4.4 | 37 | 251.1 | 4.4 | 37 | 252.0 | 4.6 | 37 | 249.9 | 4.6 | 37 | 249.9 | 3.2 | 37 | 249.0 | 4.2 | 37 | 250.0 | 4.8 |
| 38 | 250.2 | 4.3 | 38 | 248.5 | 4.3 | 38 | 252.4 | 4.0 | 38 | 252.0 | 4.5 | 38 | 250.3 | 4.9 | 38 | 250.7 | 4.7 | 38 | 251.1 | 4.7 | 38 | 250.6 | 5.0 |
| 39 | 249.5 | 4.5 | 39 | 250.1 | 4.7 | 39 | 251.8 | 4.4 | 39 | 250.2 | 4.8 | 39 | 250.0 | 5.0 | 39 | 249.7 | 5.1 | 39 | 249.1 | 3.0 | 39 | 250.8 | 5.2 |
| 40 | 251.7 | 4.2 | 40 | 250.8 | 4.2 | 40 | 249.4 | 4.1 | 40 | 250.8 | 4.5 | 40 | 249.2 | 4.9 | 40 | 250.7 | 4.6 | 40 | 249.8 | 4.5 | 40 | 250.2 | 5.0 |
| 41 | 251.2 | 3.9 | 41 | 250.9 | 3.8 | 41 | 250.3 | 4.1 | 41 | 249.7 | 4.2 | 41 | 250.1 | 4.2 | 41 | 250.0 | 4.6 | 41 | 250.9 | 4.1 | 41 | 249.2 | 4.5 |
| 42 | 251.3 | 4.1 | 42 | 250.5 | 3.8 | 42 | 250.1 | 3.9 | 42 | 250.2 | 4.2 | 42 | 248.5 | 4.2 | 42 | 250.9 | 4.3 | 42 | 250.4 | 4.1 | 42 | 251.0 | 4.6 |
| 43 | 248.7 | 4.0 | 43 | 250.1 | 3.9 | 43 | 251.1 | 3.8 | 43 | 251.3 | 4.4 | 43 | 250.1 | 4.3 | 43 | 250.2 | 4.1 | 43 | 249.8 | 4.0 | 43 | 251.4 | 4.6 |
| 44 | 249.4 | 4.1 | 44 | 249.6 | 4.2 | 44 | 250.5 | 4.0 | 44 | 251.5 | 4.2 | 44 | 249.3 | 4.3 | 44 | 249.5 | 4.4 | 44 | 249.8 | 4.3 | 44 | 252.0 | 4.6 |
| 45 | 248.9 | 3.8 | 45 | 249.2 | 3.8 | 45 | 249.4 | 3.8 | 45 | 250.9 | 3.9 | 45 | 250.3 | 4.2 | 45 | 249.6 | 4.4 | 45 | 250.5 | 4.0 | 45 | 249.4 | 4.5 |
| 46 | 251.1 | 4.3 | 46 | 250.1 | 3.8 | 46 | 252.1 | 4.0 | 46 | 250.1 | 4.2 | 46 | 250.3 | 4.4 | 46 | 250.2 | 2.8 | 46 | 250.8 | 4.2 | 46 | 250.1 | 4.5 |
| 47 | 249.3 | 4.0 | 47 | 249.0 | 4.0 | 47 | 249.8 | 4.0 | 47 | 251.0 | 4.0 | 47 | 248.8 | 4.3 | 47 | 250.7 | 4.2 | 47 | 249.5 | 3.9 | 47 | 251.8 | 4.4 |
| 48 | 249.0 | 4.5 | 48 | 248.8 | 3.9 | 48 | 251.0 | 4.1 | 48 | 251.7 | 4.3 | 48 | 247.3 | 4.6 | 48 | 250.9 | 4.4 | 48 | 250.9 | 4.0 | 48 | 251.0 | 4.5 |
| 49 | 250.9 | 4.1 | 49 | 248.6 | 3.9 | 49 | 251.9 | 3.9 | 49 | 249.5 | 4.0 | 49 | 251.6 | 4.3 | 49 | 249.7 | 4.2 | 49 | 250.6 | 4.2 | 49 | 252.8 | 4.7 |
| 50 | 250.7 | 4.1 | 50 | 250.8 | 3.9 | 50 | 250.5 | 4.0 | 50 | 250.6 | 4.4 | 50 | 251.9 | 4.2 | 50 | 250.4 | 4.1 | 50 | 251.1 | 4.0 | 50 | 250.5 | 4.5 |
| 51 | 252.0 | 4.0 | 51 | 249.4 | 3.8 | 51 | 249.4 | 3.9 | 51 | 252.4 | 4.0 | 51 | 249.3 | 4.5 | 51 | 249.0 | 4.2 | 51 | 250.1 | 3.9 | 51 | 249.7 | 4.4 |
| 52 | 250.5 | 4.2 | 52 | 250.2 | 4.1 | 52 | 249.9 | 4.0 | 52 | 251.0 | 4.2 | 52 | 249.5 | 4.3 | 52 | 250.7 | 4.1 | 52 | 250.0 | 4.2 | 52 | 250.3 | 4.6 |
| 53 f | 250.2 | 1.4 | 53 f | 250.2 | 1.4 | 53 f | 250.8 | 1.5 | 53 f | 250.4 | 1.4 | 53 f | 249.8 | 1.5 | 53 f | 249.4 | 1.5 | 53 f | 250.7 | 1.5 | 53 f | 250.8 | 1.5 |
| 54 | 250.2 | 4.2 | 54 | 250.6 | 3.8 | 54 | 250.4 | 3.8 | 54 | 249.0 | 4.0 | 54 | 247.8 | 4.0 | 54 | 249.5 | 4.0 | 54 | 249.4 | 4.0 | 54 | 252.0 | 4.6 |
| 55 | 249.8 | 4.2 | 55 | 250.4 | 3.9 | 55 | 250.4 | 4.2 | 55 | 250.5 | 4.4 | 55 | 249.3 | 4.5 | 55 | 249.7 | 4.3 | 55 | 250.4 | 4.2 | 55 | 251.6 | 4.8 |
| 56 | 250.3 | 4.2 | 56 | 249.7 | 4.0 | 56 | 250.2 | 3.9 | 56 | 250.9 | 4.1 | 56 | 250.8 | 4.2 | 56 | 250.6 | 4.3 | 56 | 251.0 | 3.9 | 56 | 251.5 | 4.7 |
| 57 | 251.4 | 4.4 | 57 | 251.0 | 4.0 | 57 | 249.0 | 3.9 | 57 | 250.0 | 4.2 | 57 | 250.6 | 4.2 | 57 | 250.2 | 4.3 | 57 | 251.6 | 4.2 | 57 | 251.1 | 4.8 |
| 58 | 251.5 | 4.2 | 58 | 249.8 | 3.9 | 58 | 250.4 | 3.8 | 58 | 249.7 | 4.0 | | | | | | | | | | | | |