

Toward Ultra-Light Vertexing Devices Suited to all FCCee Regimes

(le projet ITS-3 d'ALICE vu depuis les usines à Higgs-top)

M.Winter / 22 Avril 2022

CONTENTS:

- **How to approach the requirements of a vertex detector suited to FCCee**
 - Hierarchy among the requirements
 - From the Higgs-top energy regime to the Tera-Z regime
- **Practical approach:**
 - Environments supporting R&D serving FCCee vertex detector goals
 - ALICE-ITS3: attractive aspects of its R&D programme
 - CMOS pixel sensors in TJsc 65 nm technology
 - large surface, thin and bent CMOS pixel sensors
- **Summary & Outlook**



CLD - Vertexing and tracking

VTX:

- Pixel size $25 \times 25 \mu\text{m}^2$ - 50 μm sensor thickness - aiming at 3 μm resolution
- Material and cooling benchmarked on ALICE ITS LS2 upgrade design (MAPS)
- Occupancy dominated by IPC - higher at the Z pole and below 1% (Safety factor 5 - 10 μs readout window)
- Power dissipation: 40 mW/cm² - water cooled

ID:

- Single point resolution $7 \times 90 \mu\text{m}^2$ - $5 \times 5 \mu\text{m}^2$ in 1st layer.
- Inner tracker: Barrel 3 layers, end-cap 7 discs.
- Outer tracker: Barrel 3 layers, end-cap 4 discs.



Vertex Detector Requirements: Time Resolution

- **Expected occupancy vs time stamping:**

- ✧ Beam crossing at IP: from every 20 ns (91.2 GeV) to every 3.4 μ s (365 GeV)
- ✧ N. Bacchetta et al. (CLD - arXiv:1911.12230v3 - 12.12.2019):
 - consider approach of ALICE-ITS2 (ALPIDE sensor): ≈ 40 mW/cm² (watch hit rate !)
 - assume $\Delta_t \approx 10$ μ s for vertex detector (case of ALICE-ITS2)
 - occupancy (simul x 5, cluster size = 3): from 0.43 % (91.2 GeV) to 0.13 % (365 GeV) \Rightarrow OK
- ✧ P. Azzi & E. Perez (Eur. Phys. J. Plus - 30.11.2021 - 136:1195):

" $\Delta_t < 1$ μ s makes integrated background negligible"

- **ILD vertex detector requirement:**

- ✧ $\Delta_t \lesssim 1$ μ s based on CMOS sensors (providing simultaneously required spatial resolution)
- ✧ expected occupancy at FCCee (scaled from above):

$\lesssim 0.043$ % (91.2 GeV) $\longrightarrow \lesssim 0.013$ % (365 GeV)


\Rightarrow **no need to push time resolution below ~ 500 ns**

\hookrightarrow **power saving is the priority !**

Vertex Detector Requirements: Spatial Resolution (1/2)

● Vertexing goal:

- * $\sigma(\Delta d_0) \leq a \oplus b/p \cdot \sin^{3/2}\theta \text{ } \mu m$
with $a \approx 5$ and $b \approx 10 - 15 \text{ GeV} \cdot \mu m$
- * assume 3 double layers (R ranging from 17.5 to 60 mm)
- * $\sigma_{R\phi, Z}^{sp} = 3 \text{ } \mu m$
- * 3 dble-layers with water cooling (\equiv ALICE-ITS2)
 $\Rightarrow 0.6 - 0.7 \% X_0/\text{dble-layer}$




● Beam pipe:

- * dble-shell of Be with water cooling $\equiv 0.34 \% X_0$
- * gold coating ($5 \text{ } \mu m$) $\equiv 0.15 \% X_0$

● ILD VXD & beam pipe material budget:

- * VXD: $0.3 \% X_0/\text{dble-layer}$ with air cooling
(possibility of power pulsing)
- * BP: sgle-shell of Be with no cooling $\equiv 0.14 \% X_0$
- $\Rightarrow b \simeq 10 \text{ GeV} \cdot \mu m$ instead of $15 \text{ GeV} \cdot \mu m$



(a) d_0 resolution



Vertex Detector Requirements: Single Point Resolution (2/2)

- Impact of relaxed constraint on single point resolution:

- * $\sigma_{R\phi,Z}^{sp} = 3 \mu m$
 $\longrightarrow 5 \text{ and } 7 \mu m$
- * dilutes $\sigma(\Delta d_0)$ by up to factor 2

- Impact of increased dble-layer material budget:



- * add 50 % to dble-layer material budget
- * impact is nearly marginal \Rightarrow impact $< 1 \text{ GeV}/c$?
 What if mat. budget would be twice less ?



(a) d_0 resolution

Major R&D Goal in Coming Years: Material Budget Reduction

- Physics perfo. limited by material budget of services & overlaps of neighbouring modules/ladders




- Contribution of sensors to total material budget of vertex detector layer is modest: 15 - 30%

- R&D objective beyond "classical" concepts:**



- Innermost layer: try stitched & curved CPS along goals of ALICE-ITS3, possibly with 65 nm process
- Concept with minimised mechanical support

(e.g. using beam pipe) See Talk of M. Mager at Vertex-19, Lopud Island, Oct.'19



Aiming at Improved Physics Performances w.r.t. State-of-the-Art

- Revisit globally usual vertex detector concepts in order to suppress its material budget and improve the spatial resolution toward the ambitioned $3 \mu m$
- **Join R&D effort of ALICE-ITS3 project**, associated to W.P.-1.2 of CERN-EP R&D programme (despite some modest ambitioned performances: $5 \mu m$ and $10 \mu s$)
- Unique occasion to develop stitched (curved) pixel sensors in a 65 nm technology (cost !) and a novel integration concept optimised for material budget suppression



- **Concept**


- **replace inner 3 layers of ITS2 with ITS3**

- 280 mm long sensor ASICs
 - out of 300 mm long stitched wafers
 - 20-40 μm (0.02-0.04% X_0)
 - bent shape with radius 18/24/30 mm

- carbon foam rib to hold ASICs in place
 - air cooling
 - homogenous material distribution

- **6 sensor ASICs**

- **2 halves * 3 layers**



● Idea


- **remove all but the silicon sensor ASIC and**
- **bend it around beam pipe**

for increased performance and mechanical stability

● Questions

- **Can thin silicon be bent without breaking?**
- **Are bent silicon sensor ASICs functional?**
- **Can long, thinned silicon sensors be integrated without a heavy CF structure?**
- **Can the sensor be cooled with air only efficiently?**
- **Can a 280 mm long silicon sensor ASIC be produced?**
- **Can the sensors be connected without additional HDI?**

Bending wafer scale silicon



A. Kluge

from A. Kluge - VCI 2022

DEVELOPING A NEW VERTEX DETECTOR CONCEPT VIA ITS-3


Layer assembly



Layer 2



Layers 2+1



Layers 2+1+0




3-layer integration successful!

Magnus Mager (CERN) | ALICE ITS3 | CERN detector seminar | 24.09.2021 | 26


from ALICE-ITS3 - internal \Rightarrow NOT TO COPY

Tests with model and heaters


- Different power & air speed
- Carbon foam radiator are key for heat removal at periphery
- L1 and L2 DT < 10° C
for gas flow > 6m/sec and PW 900mW/cm²
- L0 has larger temperature DT to air
further optimization on L0
Carbon foam layout
- Power density concentrated on 2.5 mm periphery



$DT = T_{periphery} - T_{air_in}$ Vs Airspeed Matrix 20mW/cm²



Periphery 900mW/cm²



CURVED SENSOR DEVELOPMENT BASED ON ASSEMBLY OF ALPIDE SENSORS

A Large Ion Collider Experiment

Super-ALPIDE mockup assembly - V2 Wire-bonding through exoskeleton



from ALICE-ITS3 - internal \Rightarrow NOT TO COPY


ALICE | WP4 meeting | 14 April 2022 | Domenico Colella

16

▷ Extendable to MIMOSIS+ : $\lesssim 5 \mu m - O(1 \mu s) - 2 \text{ Gbits/s}$





schematic view




Cu target in the center

expect to see 120 GeV proton/pion-Cu collisions

Example event



[few hand-drawn track lines to guide the eye]





Exploration of a 65 nm Imaging Technology

● Motivations of the R&D:

- ✳ Smaller feature size than 180 nm technology used for MIMOSIS
⇒ smaller pixels, more in-pixel functionalities, less power consumption, faster readout, ...
- ✳ Imaging technology available since ~ Spring 2020: includes stitching ⇒ multireticle sensors
- ✳ R&D coordinated at CERN (ALICE-ITS3 & EP-div)
- ✳ ITS3 goals: small pixels and very low material budget exploiting stitching for "supportless" detector layer

● Prototyping at IPHC for MLR1 (2020):

- Design of "elementary" test structures with CERN
- Design of 2 chips featuring arrays of 15×15 & $25 \times 25 \mu m^2$ pixels with rolling shutter readout & analog output
- Grouped submission (MLR1) submitted to TowerJazz for fabrication during Winter-Spring 2020-21
- Tests under way: detection performances are promising







CE65 (IPHC): Exemplary ^{55}Fe spectra

Source follower sub matrix, optimised diode


SINGLE PIXEL CLUSTERS SPECTRUM
FROM ONE PIXEL



SINGLE PIXEL CLUSTERS SPECTRUM
FOR WHOLE SF SUB-MATRIX




CALIBRATION FIT




See S. Bugiel, A. Dorokhov et al, VCI


from VCI-2022 - S. Bugiel et al.




- Tracks without hit in the DPTS
 - have 100% shadow over DPTS
- 166/166 tracks in DPTS1
- 162/162 tracks in DPTS2
- and even for both in coincidence 83/83 tracks
- 100% efficiency
- Excellent sensor/front-end performance already from first 65 nm prototype



- Next big milestone in sensor design: stitching
- Design activity in full swing
 - Stitching used to connect metal traces for **power distribution** and **long range on-chip interconnect busses** for control and data readout



MOSS Monolithic Stitched Sensor Prototype



Primary Goals

Learn **Stitching** to make a particle detector

Interconnect power and signals on wafer scale design

Learn about **yield** and DFM

Study power, leakage, spread, noise, speed

- Large sensor abutting identical but functionally independent sub-units
 - Repeated Sensor Unit, Endcap Left, Endcap Right
 - Stitching used to connect metal traces for **power distribution** and **long range on-chip interconnect busses** for control and data readout

On behalf of MOSS team

VXD Upgrade -Requirements

Radius range: R	14 – 135 mm (**)
Tracking & Vertexing performance at least as good as current VXD	
Single point resolution(*)	< 15 μm
Total material budget	< (2x 0.2% + 4x 0.7%) X_0
Robustness against radiation environment	
Hit rate(*)	$\sim 120 \text{ MHz/cm}^2$
Total Ionizing Dose(*)	$\sim 10 \text{ Mrad/year}$
NIEL fluence(*)	$\sim 5.0 \times 10^{13} \text{ n}_{\text{eq}}/\text{cm}^2/\text{year}$

(*) requirement for the innermost layer (R=14mm)

(**) Optionally, we may include also the CDC inner region (135<R<240mm)

- Be prepared for a major interaction region redesign
 - Allow large safety factors against backgrounds
- Take advantage of technology development
- Possible performance improvements
 - Impact parameter and vertexing resolution
 - Tracking performance for low p_T tracks
 - Lower trigger latency
 - L1 trigger capabilities



Feb 23, 2022

F.Forti - Belle II Upgrades





12



- Little overlap in sensor requirements: $< (15 \mu\text{m}, 100 \text{ ns}, 200 \text{ mW/cm}^2)$
- **But:** cooling system possibly relevant for FCCee vertex detector

CONCLUSIONS

- SCIENTIFIC PRIORITIES FOR THE R&D TARGETTING
A VERTEX DETECTOR AT FCCee (ALL E_{CM}):
 - 1) **Material budget !!!** \Rightarrow multi-reticle, very low power pixel sensor
integrated in an ultra-light and stable system (**challenging**)
 - 2) Spatial resolution: $\sigma_{R\phi,Z}^{sp} \approx 3 \mu m$ (less challenging)
 - PRIVILEGED ENVIRONMENT FOR THIS R&D:
 - ✧ ALICE-ITS3 W.P.-3 & W.P.-4 (together with CERN-EP R&D W.P.-1.2)
 - ✧ Devt of stitched (i.e. multi-reticle) CMOS pixel sensors \Rightarrow mat. budget
 - ✧ Exploration of 65 nm TJsc process
 - \Rightarrow low power, thin (bending), small pixels
- Will end up with a real detector taking data in $\gtrsim 5yrs$
- COMMENT ON FAST SENSORS:
 - ✧ **not a must for a vertex detector** addressing Higgs, top, Z, WW physics
 - ✧ added value for BG rejection, TOF, B decays, long-lived new particles, ...
 - ✧ generates substantial extra power consumption \Rightarrow extra material !
 - \Rightarrow avoid vertex detector and minimise fast detector surfaces



ALPIDE Position resolution and cluster size

