# Belle II upgrade

## (vertex detector)

Christian Finck on behalf of IPHC team



# SuperKEKB collider



- Luminosity-frontier experiment exploring physics beyond the standard model
  - Today peak luminosity:  $2.4 \cdot 10^{34} cm^{-2} s^{-1}$  (219 fb<sup>-1</sup>)
  - 8
- ➡ Opportunity for detector's upgrade in 2026



## Challenges (Hardware side)



- Not all vertex detectors are in the HLT scheme
  - dedicated HLT algorithm for PXD
  - All other detectors have another HLT
  - Include all detector in on HLT scheme
- → Reducing the bandwidth of data flow



- Average track multiplicity: ~10
  - including low momentum particles (curling tracks, multiple-scattering) Belle II detector
  - embedded in a high beam-induced background
  - occupancy dominated with background hits
- Challenging with increasing Bkg for:
  - Central drift chamber: CDC
  - Vertex detector: VXD (PXD+SVD)



# Vertex Upgrade



With a VTX project, occupancy should decrease to 10<sup>-4</sup>
 level, better safety margin against Bkg level uncertainties:

 $occupancy \propto \frac{t_{integration}}{granularity}$ 

- Decreasing time integration, increasing granularity
  - Fully pixelized and fast detector





- Proposed technology:
  - Thin DSSD (140 μm)
  - Upgraded DepFet pixel
  - Dual Time CMOS pixel (DuTip)
  - CMOS pixel: VTX

# VTX Project

## VTX: replaces VXD (PXD+SVD)

- Low material budget (50 μm thick sensor)
  - Total: < 1.5% of X<sub>0</sub>
- Depleted monolithic active CMOS pixel sensor
  - size: ~2x3 cm<sup>2</sup>
  - pitch: 30-40 μm<sup>2</sup>
  - fast integration time: 25-100 ns
- Hit rate
  - ~120MHz.cm<sup>-2</sup>
- Power dispersion
  - 100 mW.cm<sup>-2</sup>
- Integration in the HLT level decision
  - lower data flow bandwidth
- Mitigating service bulkiness
  - less cabling and cooling pipes

- Layout
  - CMOS 5 layers
  - CMOS 7 layers



# **VTX Performances**





Total tracking efficiency

	Bkg x 1	Bkg x 5
SVD	0.961	0.907
VTX (5 layers)	0.984	0.979
VTX (7 layers)	0.987	0.978

- Occupancy
  - VTX layer 1: 0.002%

(3 order of magnitude lower than for VXD)

- Fake rate
  - Comparable to SVD
- Better performance at low pt
- More robust against increasing Bkg
- Lower occupancy

## Impact on physics (as an example)

• Time dependent CP violation (TDCPV):  $B^0 \rightarrow K_S^0 \pi^+ \pi^- \gamma$ 



• K<sup>0</sup>s vertex resolution @ Bkg x 1

	ResX (µm)	ResY (µm)	ResZ (µm)
SVD	64 ± 3	67 ± 3	61 ± 2
VTX (5 layers)	58 ± 2	52 ± 3	58 ± 2
VTX (7 layers)	44 ± 2	46 ± 2	39 ± 1

•  $\Delta t$  time resolution btw  $B_{rec}$  and  $B_{tag}$  @ Bkg x 1

	Δt (ps)
SVD	4.0 ± 0.2
VTX (5 layers)	3.7 ± 0.2
VTX (7 layers)	3.6 ± 0.2

- → Better spatial resolution (gain ~20-30%)
- ⇒ Better time resolution (gain ~10%)
- Better reconstruction

# Sensor ongoing activities

#### **TJ-MONOPIX** family **External developments** TJ-Monopix2 TJ-Monopix2 TJ-Monopix2 TJ-Monopix1 & **TJ-Investigator** TJ-Monopix1 & Mini-MALTA sub. "OBELIX" TJ-Monopix1 resub. Optimized **BEL**LE2 p**IX**el & MALTA2 & MALTA2 Characteriza characterization **MALTA Design** MALTA Submission with process fixes process fixes & Cz Design Submission Design tion **Full scale** System-ready: (8x8) LDO, CDR, memory etc. Q2 2016 Q4/2016 Q3/2017 Q3/2018 Q2/2019 Q2/2019 Q3/2020 Present **Future plans** Benefits from past year of R&D and from large expertise of



- TJ-Monopix2 produced, received and tests started
- ➡ First complete prototype OBELIX-1 targeted in 2022
  - Digital design starting
  - Analogue design still under organisation

→ Other ongoing activities

Beam

Scint.

- Mechanics studies
- Thermomechanics studies
- Transmission lines studies

## Conclusions

Opportunity for a more powerful VTX detector in 2026

- First performance studies show:
  - Better performance at low pt
  - More robust against increasing Bkg
  - Lower occupancy
- Better space resolution in physics channel
- Baseline technology from TJ-Monopix2

## Perspectives

- Writing the Conceptual Design Report for end of 2022
- Performance studies, prototyping of sensor, detection elements (modules & ladders)
- French contribution:
  - Design of OBELIX-1 + performance tests (CPPM and IPHC)
    - Submission prototype 2022, test until 2023
  - Tests and thermic studies, impact on HLT (IJCLAB)

## Proposal of an all-layer monolithic pixel vertex detector for the Belle II upgrade

O. Alonso, F. Arteche, M. Barbero, J. Baudot\*, F. Bernlochner, S. Bettarini\*, J. Ceballos, J. Dingfelder\*, F. Forti, A. Frey, S. Grinstein, C. Marinas\*, G. Pellegrini, I. Peric, V. Re, C. Schwanda, B. Schwenker\*, K. Trabelsi\*, I. Vila, on behalf of:

HEPHY, Vienna (Austria) CPPM, Marseille (France) IJCLab, Orsay (France) IPHC, Strasbourg (France) University of Bonn, Bonn (Germany) University of Goettingen, Goettingen (Germany) KIT, Karlsruhe (Germany) University of Bergamo, Bergamo (Italy) INFN, Pavia (Italy) INFN & University of Pisa, Pisa (Italy) IFAE, Barcelona (Spain) IMB-CNM-CSIC, Barcelona (Spain) University of Barcelona, Barcelona (Spain) IFCA (CSIC-UC), Santander (Spain) IMSE-CNM-CSIC, Seville (Spain) IFIC (CSIC-UV), Valencia (Spain) ITAINNOVA, Zaragoza (Spain)

Backup





<u>2018-10-04 23:00</u> JST

Note: Only less than 50% of PXD installed here

cmarinas@ific.uv.es

29

Christian Finck 17/11/2021

	MONOPIX-2	OBELIX-2 (Belle II final)		
Taille du capteur	2×2 cm <sup>2</sup>	$2 \times 3  cm^2$		
Taille du pixel	33×33 µm²	< 40×40 µm²		
Temps d'intégration	25 ns	100 ns		
Dissipation	170 mW cm <sup>-2</sup>	100 mW cm <sup>-2</sup>		
Trigger	-	30 kHz		
Débit de données	xx	320 Mbits s <sup>-1</sup>		
Digitisation	7 bits	7 bits		
Tenue aux radiations	1×10 <sup>15</sup> n cm <sup>-2</sup>	100 MRad 1×10 <sup>14</sup> n cm <sup>-2</sup>		
Budget de matière couches L1-L2	0.1 % X <sub>0</sub>	0.1-0.2 % X <sub>0</sub>		
Budget de matière couches L3 to L5		0.3 to 0.5 % $X_0$		

KEK (High Energy Accelerator Research Organization)

## VTX: An integrated design for fully pixelated option



#### Katsuro Nakamura



### IVTX DEMONSTRATOR

#### Plan: 2 runs

- 1. Proof of concept for the **RDL**, heaters etc.
  - Unthinned wafer
  - Electrical studies

#### 2. Evaluation of the thinning process



25.10.2021

vogt@physik.uni-bonn.de

### **GDR-InF Annual Meeting**

3

<ul> <li>Main R&amp;D targets</li> <li>Handling higher hit-rate / SVD</li> <li>10 MHz/cm<sup>2</sup> (radii&gt;3 cm)</li> <li>Improved resolution σ<sub>z</sub> &amp; decrease material budget</li> <li>Longer trigger latency &amp; rate</li> </ul>				<ul> <li>KEK</li> <li>R&amp;D challenges</li> <li>Heat dissipation (larger #chan.)</li> <li>Noise reduction (lower signal)</li> <li>Solutions</li> <li>Double-Sided Sensors prototyped by Micron</li> <li>Front-End ASIC = SNAP128A under dyomt</li> </ul>	
	Sensor dim.	Thickness	Pitch P-side	Pitch N-side	<ul> <li>Based on SliT chip for g-2 (J-PARC experiment)</li> <li>180 nm CMOS process</li> </ul>
Current	60x125 mm <sup>2</sup>	300-320 µm	50-75 μm	160-240 µm	• ENC = $650 \text{ e}$ -
Uparade	51.2x57.6 mm <sup>2</sup>	140 µm	50 µm	ermediate strip) 75 µm	• 127 MHz output • $\sigma \sim 8 \text{ pc}$
					• $2k$ -depth memory → latency ~16 µs
$\Rightarrow$ K.	Nakamura <u>Devel</u>	opment of thin	and fine-pitc	h DSSD poster	$\Rightarrow$ First Sensor+FEE in 2021
J. Baudot	- Upgrade of the ve	ertex detector of	the Belle II expe	riment - VERTE>	TEX 2020

➡ thin DSSD, indeed an available techno, it is still to be demontrated that a satisfactory SNR after irradiation for such thin sensors. We should know current 2022.



J. Baudot - Upgrade of the vertex detector of the Belle II experiment - VERTEX 2020

DUTIP with SOI techno, they R&D is going well on this techno which is only available in Japan. They will demonstrate some performance with initial prototypes next year. Time will be certainly short for them to be ready for 2026.



### Christian Finck 17/11/2021



# CMOS pixel sensor optionS

➡ CMOS: just the best compromise between availability/performance/possibility to be ready by 2026.



## Details of existing sensors

ALPIDE

TJ-180 nm

29x27

1024x512

27.5x15.0

1.7



**MIMOSIS-1** 

TJ-180 nm

30x27

1024x504

31.0x13.6

7

J. Baudot - CMOS sensors for a VXD upgrade - 2020/12/15-17

Sensor available 2020

Pixel pitch ( $\mu$ m<sup>2</sup>)

**#Columns x #Rows** 

Sensitive area (cm<sup>2</sup>)

Fluence (x 10<sup>13</sup>n<sub>ea</sub>.cm<sup>-2</sup>)

Techno

100

TJMonopix-2

TJ-180 nm

33x33

512x512

16.9x16.9

LFMonopix-2

LF-150 nm

150x50

56x340

8.4x17

100

**ATLASPix-3** 

TSI 180 nm

150x50

132x372

19.8x18.6

100





**Belle II** 

30 to 40

~30x20

O(100)

 $5 \rightarrow 10$ 

O(320)

≤200

≤150

1000

10

5





## From Monopix-2 to Optimized BELle II PIXel



- Requirements based on
  - largest hit-rate 150 MHz/cm<sup>2</sup>
  - 2 pixels fired per hit
  - Longest trigger latency 10 µs
  - Wide matrix (896 pixels)
  - Long integration time 100 ns
- Digital design ⇒ no small prototype needed



## Additional design work

- Extend matrix width (TJ-180 nm max width = 31+ mm)
  - Expertise from MIMOSIS-1
- Optimize powering scheme & data transmission
  - Expertise from MALTA (TJ-180nm) & RD53 (TSMS-65nm)

J. Baudot - CMOS sensors for a VXD upgrade - 2020/12/15-17



11

Memory size needed on sensor ~60 Kbytes

Average bandwidth/sensor 140 Mbits/s

Single output at 320 MHz



## **TWO DEVELOPMENT LINES**





Integration time: 5 μs

#### • Pixel matrix:

- Analog part of pixel similar to ALPIDE
- 2 small-diode coupling options: DC & AC
- Digital part of pixel redesigned: no trigger, leading-edge detect.
- Priority encoder = ALPIDE with 20 or 40 MHz clock
- Digital periphery:
  - Fully reworked / ALPIDE
  - Multi-stage dataflow
  - Elastic buffer
- Total Power ~ 50 mW/cm2
- 1 to 8 Outputs:
  - 320 MHz
  - Up to 2.5 Gbits/s



J. Baudot - CMOS sensors for a VXD upgrade - 2020/12/15-17

14





## TOWERJAZZ MONOPIX

## **TJ-Monopix 1 (2018)**





### Derived from ALICE development (led by CERN)



	Spacing	1			PMOS	NMOS
nwell		nwell		nwell	nwell	nwell
pwen		Invent		pwen		
				7	Deep pw	
Low dos	e N imp	lant	Denlete	d houn	dov	
			l		ary	
	l				nitovia	lover
			╺╴╺		epitaxia	layer
				I P <sup>+</sup>	<sup>+</sup> Subs	trate
		2 µm	βµm	1		
	•					
		-				

## **TJ-Monopix 2 (2021)**



### Small electrode

- Small capacitance ⇒ **low power and noise**
- High-resistivity epi layer: 1-8 k $\Omega$  cm (epi thickness: 18-40  $\mu$ m)
- Modified process to improve lateral depletion

17