



# OMEGA ROC ASICs : Integrated Readout Electronics for Gaseous detectors

Salleh AHMAD, Stéphane CALLIER, Selma CONFORTI DI LORENZO, Frederic DULUCQ, Julien FLEURY, Christophe de LA TAILLE, Gisèle MARTIN-CHASSARD, Ludovic RAUX, Nathalie SEGUIN-MOREAU, Damien THIENPONT







OMEGA microelectronics  
Ecole Polytechnique & CNRS IN2P3  
<http://omega.in2p3.fr>  
& WEEROC SAS  
<http://weeroc.com>



# OMEGA ASICs : manufactured & used ASICs







2006



AMS  
350nm  
SiGe

TSMC  
130nm



2021





Figure 4.10: Seven 8" silicon sensor modules, equipped with SKIROC2\_CMS ASIC, mounted on a copper support/cooling plate during the 2017 testbeam campaign.



# HARDROC2 for RPC readout




1 m<sup>3</sup> RPC detector, 40 layers  
370 000 channels

- HARDROC2: 64 channels (RPC DHCAL)**

- preamp + shaper+ 3 discris (semi digital readout)
- Auto trigger on 10fC up to 20 pC
- five 0.5 Kbytes memories to store 127 events
- Full power pulsing => 7.5 μW/ch
- Fully integrated ILC sequential readout
- 10 000 chips produced to equip 400 000 ch
- SDHCAL technological proto with 40 layers (5760 HR2 chips) built in 2010-2011.
  - Successful TB in 2012 : 40 layers in **AutoTrigger** with **Power Pulsing** mode
    - High Granularity ( PAD size : 1 cm x 1 cm )





@IPNL Lyon




# HARDROC3: Simplified schematics




- ❑ 64 channels with current preamplifiers
- ❑ Trigger less mode (auto trigger 15fC up to 50pC)
- ❑ Gain correction (max factor 2)
- ❑ 3 shapers + 3 discriminators (encoded in 2 bits for readout)
- ❑ I2C link with triple voting for Slow Control Parameters
- ❑ 64 Independent channels with zero suppress
- ❑ Max 8 events / channel with 12-b time stamping
- ❑ Integrated clock generator: PLL
- ❑ All bias and reference voltage internal (with power pulsing)
  - No decoupling capacitances required on bias and references voltages
- ❑ Token Ring ReadOut



Qinj=100fC



HR2 gain correction




HR3

ASIC Dynamic range: 15fC - 50pC

FSB0:  $5\sigma$  noise limit= 15fC


50% trig. Eff. (DAC units) vs Qinj (fC)



# Zero suppress: Memory mapping

- Chip ID is the first to be outputted during readout (MSB first)
- MSB of each word indicates type of data:
  - “1”: general data (Hit ch. number and number of events)
  - “0”: BCID + encoded data
- A parity bit/word
- Up to 9232 bits (577x16) during readout
- Example of number of bits during readout:

	HR2	HR3
1 chn hit	160	48
8 chn hit	1280	272
4 chn hit @ same time	160	144
10 chn hit @ same time	160	336




# Power pulsing in HR chips


## Power pulsing:

- ❑ Bandgap + ref Voltages + master I: switched ON/OFF
- ❑ **Shut down bias currents with vdd always ON**
- ❑ No decoupling capacitance on bias and voltage references

- Compared to HR2, HR3 power consumption is higher due to:
  - The extended dynamic range (from 15pC to 50pC)
  - The integration of the zero suppress algorithm
- If the PLL is used, the power consumption is increased by 3% (due to the PLL VCO)



Power supply	HR3 with LVDS (5M + 40M) $\mu$ W / channel	HR2 with LVDS (5M + 40M) $\mu$ W / channel
PowerOnA (Analog)	1650	1325
Only PowerOnDAC	55	50
Only PowerOn D	725	50
Power-On-All	2430	1425
<b>Power-On-All @ 0,5% duty cycle</b>	<b>12,2</b>	<b>7,5</b>



# MICROROC (GEMROC)





**1m<sup>2</sup> Micromegas detector**  
**144 Microroc : 10 000 channels**

## 64 channels for $\mu$ Megas (sDHCAL ILC)

- ❑ Very similar to HARDROC except :
  - Input (charge) preamp
  - Slower shapers (100-150 ns)
  - HV Spark protections
- ❑ Noise: **0.2fC (Cd=80 pF). Auto trigger on 1fC** up to 500fC
- ❑ Pulsed power: **10  $\mu$ W/ch** (0.5 % duty cycle)
- ❑ **4 Micromegas prototypes of 1x1 m<sup>2</sup> were constructed in 2011-2012 and tested in particle beams inside the DHCAL steel structure in 2012**

**Test Beam :**  
**Very good performance**  
**of the electronics**  
**and detector**  
**(Threshold set to 1fC)**












# MAROC3 : MultiAnode Read-Out Chip





- Complete front-end chip for 64 channels multi-anode photomultipliers
  - 6bit-individual gain correction
  - Auto-trigger on 1/3 p.e. at 10 MHz
  - 12 bit charge output with internal ADC
  - SiGe 0.35  $\mu\text{m}$ , 12  $\text{mm}^2$ , Pd = 5 mW/ch





ROC chips for Gaseous detectors – 2021










- 32 ch SiPM GHz readout ASIC, dual polarity, 100 fC-400 pC, 6 mW/ch
- 32 trigger outputs and multiplexed data output
- Embedded 10-bit ADC and 50 ps TDC
- Dual threshold : first photons and energy





- Injection of a step (1mV, 2mV, 3mV, 4mV, 5mV and 10mV)








Petiroc 2 TDC output vs. Delay



Chip	Detector	Ch	Polarity	Dyn Range	Specificities
MAROC	PM	64	<0	5 fC - 5 pC	64 trig outputs, internal 8/10/12-bit ADC (for charge measurement)
SPACIROC	PM	64	<0	2 pC- 220 pC	Fast photon counting (50MHz)
PARISROC	PM	16	<0	50 fC - 100 pC	Internal TDC (<1ns), 16 trig outputs
HARDROC	RPC	64	<0	2 fC - 10 pC	3 discriminators, 128 deep digital memory to store 2x64 discriminator encoded data
MICROROC	μMEGAS/GEM	64	<0	0.2 fC - 500 fC	3 discriminators, 128 deep digital memory to store 2x64 discriminator encoded data
SKIROC	Si pin diodes	64	>0	0.3 fC - 10 pC	Internal 12-bit ADC for charge measurement
<b>SPIROC</b>	SiPM	36	>0	10 fC - 300 pC	36 HV SiPM tuning (8 bits), Internal 12-bit ADC for charge and time measurement
<b>EASIROC</b>	SiPM	32	>0	10 fC - 300 pC	32 HV SiPM tuning (8 bits), 32 trigger outputs
<b>CITIROC</b>	SiPM	32	>0	10 fC - 300 pC	32 HV SiPM tuning (8 bits), 32 trigger outputs
<b>PETIROC</b>	SiPM	32	<0	100fC – 300 pC	32 HV SiPM tuning (8 bits), 32 trigger outputs, Internal 10-bit ADC for charge and time measurement (25 ps)
<b>TRIROC</b>	SiPM	64	Both	100 fC- 300 pC	64 HV SiPM tuning (8 bits), 64 trigger outputs, Internal 10-bit ADC for charge and time measurement (25 ps)



# $\Omega$ mega



Organization for **M**icro-**E**lectronics desi**G**n and **A**pplications




- Use of Silicon Germanium AMS 0.35  $\mu\text{m}$  BiCMOS technology since 2004
- Readout for MaPMT and SiPM for ILC calorimeters and other applications
- Very high level of integration : **System on Chip (SoC)**


<http://omega.in2p3.fr>

Chip	detector	ch	DR (C)
MAROC	PMT	64	-2f-50p
SPIROC	SiPM	36	10f 200p
SKIROC	Si	64	0.3f 10p
<b>HARDROC</b>	<b>RPC</b>	<b>64</b>	<b>-2f-50p</b>
PARISROC	PM	16	-5f-50p
SPACIROC	PMT	64	-5f-15p
EASI/CITIROC	SiPM	32	10f 200p
<b>MICROROC</b>	<b><math>\mu\text{Megas}</math></b>	<b>64</b>	<b>-0.2f-0.5p</b>
PETIROC	SiPM	32	50f 300p
TRIROC	SiPM	64	50f 300p


**MAROC3**




**HARDROC2**




**MICROROC1**




**SKIROC2**



**SPIROC2**




**SPACIROC**



**GEMROC**

**PARISROC2**





## Example of prices, prototyping



© K. Torki (CMP)




CMOS	.35 $\mu$	AMS	650 €/mm <sup>2</sup>
CMOS opto	.35 $\mu$	AMS	810 €/mm <sup>2</sup>
CMOS HV	.35 $\mu$	AMS	1000 €/mm <sup>2</sup>
CMOS	130nm	ST	2200 €/mm <sup>2</sup>
CMOS	65 nm	ST	7500 €/mm <sup>2</sup>
CMOS	40 nm	ST	15000 €/mm <sup>2</sup>
SiGe BiCMOS	.35 $\mu$	AMS	890 €/mm <sup>2</sup>
SiGe:C BiCMOS	130nm	ST	3500 €/mm <sup>2</sup>
SOI	130nm	ST	4000 €/mm <sup>2</sup>
SOI	65nm	ST	9500 €/mm <sup>2</sup>
Poly-SOI-Metal	MUMPS	MEMSCAP	3700 €/cm <sup>2</sup>

CMP annual users meeting, January 20<sup>th</sup> 2011, PARIS




[http://cmp.imag.fr/aboutus/slides/Slides2011/02\\_Runs\\_2011.pdf](http://cmp.imag.fr/aboutus/slides/Slides2011/02_Runs_2011.pdf)

- Faster bipolar transistors for RF telecom
  - Better mobility and FT
  - Better current gain (beta)
  - Better Early voltage
  - Interesting improvement at low T
  - Compact CMOS (0.25 or 0.35µm) for mixed-s

© R. Hermel



- BJT : best  $g_m/I$  ratio ( $1/U_T$ )
  - Large transconductance with small devices
- Speed goes as  $F_T = g_m/2\pi C$ 
  - $C \sim 10$  fF  $g_m$  typ mA/V
  - $F_T \sim 60$  GHz for SiGe  $0.35\mu\text{m}$
  - Interesting for fast preamps
- Not forgetting 100V Early voltage and **matching** performance ( $A \sim \text{mV} \cdot \mu\text{m}$ )
- $V_{BE} = V_T \ln(I_C/I_S)$
- Large swing :  $V_{CEsat} \sim 3 U_T$



- Performant design is at transistor level
- More and more functions are integrated inside chips (ASICs)
- Evolution of technologies make them more and more performant but more and more complex



# Design Groups – Current Status

© G.L. de Geronimo (BNL) TIPP2014

design groups  $\approx$  30-40

active designs  $\approx$  30-40







... NOVA APV25 ...  
 3D FSSR2 ASDQ PACIFIC ICECAL  
 FE-15 CBC LBNE VMM CLARO MAROC3  
 KPIX nEXO LAPAS ASDCDC SAMPA  
 BEAN QIE ABC ... SAO3 VELOPIX  
 CLIC TARGET ISR3B SALT ...

## Average one design per group

- institutions leading collaborative efforts
- institutions performing R&D on technologies





One FE-ASIC design currently requires  
 2-4 full-time designers and 2-4 years  
 average, from concept to ready for production

## Fast shaper outputs (mV) vs Qinj (fC)







Dynamic range: 15fC - 50 pC

- Trigger efficiency measurements: Linear
- One 10-bit DAC Unit= 923  $\mu$ V





- Trigger efficiency measurements:



- SPTR


- FWHM  $\sim 200$  ps
- Rms  $\sim 80$  ps

## Single photon time resolution of state of the art SiPMs

M.V. Nemallapudi,<sup>1</sup> S. Gundacker, P. Lecoq and E. Auffray

*CERN,*

*23 Rue de Meyrin, Geneva, 1211-CH*



- Expect ~ 20 ps/pe
- NINO risetime ~1 ns
- Test with PETIROC2 (tr = 300 ps)
  - SPTR = 67 ps rms (180 ps FWHM)
- Possible effect of stray inductance
- Further studies in FAST framework

