



# TPS65ISC digital flow: Trial at IPHC

Frédéric Morel on behalf of  
C4Pi digital team

# Context (1/2)

## ■ Starting point:

- ↪ The need of a digital bloc for the decoder of the DAC
- ↪ Can we try to implement the digital flow ?

## ■ Final point:

- ↪ Development of small blocks with a final integration in Virtuoso
- ↪ Scripts following best practices in digital design

## ■ Purpose of this presentation:

- ↪ It is mainly a translation of the documentations provided by Tower
- ↪ To ease and to speed up, digital flow setup
- ↪ There are “bugs” in digital PDK to be compatible with Virtuoso
- ↪ Sorry, there are a lot of technical details

# Context (2/2)

- Implementation of a small block for DAC
  - ↪ No IO have been used
  - ↪ No memories have been used
- Two kinds of methodology tested:
  - ↪ Stylus Common-UI with home made scripts based on OA libraries
  - ↪ Stylus Flowkit 2.0 methodology based on LEF libraries
    - Write flow template command:
      - `write_flow_template -type stylus`
      - `-tools {`
        - `genus innovus quantus tempus voltus}`
      - `-enable_feature {`
        - `opt_postcts_split opt_postroute_split opt_signoff`
        - `report_static_ir report_dynamic_ir`
        - `sta_glitch sta_eco }`
      - `-optional_feature`
        - `report_inline`
    - Intermediate step saved in innovus database format (default in flowkit)
    - Final layout view saved in OA from innovus








# Stylus Flowkit (1/2)

## Motivations - Why Stylus?

**3 different components**



# Stylus Flowkit (1/2)

## Overview of both flows - Stylus Flowkit (FK)


### Key concepts

- Code generation is performed once
  - Allows the user to make arbitrary modifications in a straightforward way
  - Simplify the means for adding user content
- No external tools are used
  - In particular, makefiles are no longer generated.
- All flow configuration and state is stored in the database
  - Includes the history of steps run
  - Easy to figure out the flow that has produced a particular result.
  - Can restart the flow from a saved DB
- Flow control and “shopping-list” using friendly YAML markup language
- Only available in Stylus Common-UI

# MIMOSIS1 sequencer trial in 180 nm


Stylus Metrics | run

Design	sequencerTMR
Tools	genus-19.15-s090_1 innovus-19.16-s053_1 tempus-19.16-s053_1 voltus-19.16-s053_1
Flow	stylus
Enabled features	
Tag	
Run host	sbque29.in2p3.fr
Run directory	/home1/uelec/himmi/cadence/TOWER_TPS651SC/flowkit/sequencer_180n
Last step	signoff



- MIMOSIS1 is a reticule size MAPS based on ALPIDE for CBM experiment
- Fully reworked digital part to sustain higher peak hit rate without trigger
- A robust and versatile sequencer used in several sensors developed at IPHC


Stylus QOR summary																												
Snapshot	Type	Setup (all)			Setup (reg2reg)			Hold (all)			Hold (reg2reg)			DRV		Clock		Design		Power		Route		Tool				
		WNS (ns)	TNS (ns)	FEPS	WNS (ns)	TNS (ns)	FEPS	WNS (ns)	TNS (ns)	FEPS	WNS (ns)	TNS (ns)	FEPS	Tran (ns)	Load (pF)	Fanout	Insts	Area (um^2)	Density (ns)	Insts	Area (um^2)	Leakage (mw)	DRC	WL (um)	Errors	Wall (s)	Memory (mb)	
syn_generic		5.363	0	0	8.250	0	0							0	0	0			0.00	17.098	402.582	0.00			e:0 w:235	0:01:09	501	
syn_map		2.672	0	0	6.570	0	0							0	0	0			0.00	7.207	203.793	0.00			e:0 w:163	0:01:07	482	
syn_opt		2.672	0	0	6.570	0	0							0	0	0			0.00	6.997	201.297	0.00			e:0 w:164	0:00:17	484	
floorplan																			68.67	6.997	201.297		0		e:24 w:2321	0:00:11	1.531	
prects		2.985	0	0	7.115	0	0							-0	-1	-19			69.17	7.055	202.771	0.00			e:24 w:2311	0:01:08	2.025	
cts		2.910	0	0	6.677	0	0	-0.691	-304	1.119	-0.340	-110	713			-7	69	2.969.792	70.22	7.056	205.863	0.00	0	463.269	e:24 w:2319	0:01:43	2.477	
postcts		3.410	0	0	7.177	0	0	0.007	0	0	0.060	0	0			-7	69	2.969.792	70.30	7.066	206.073	0.00			e:24 w:2311	0:00:30	2.223	
route		2.438	0	0	6.321	0	0	-0.023	-9	26	0.061	0	0			-7	69	2.969.792	70.30	7.066	206.073	0.00	0	504.072	e:24 w:2376	0:01:08	2.334	
postroute		2.449	0	0	6.322	0	0	0.001	0	0	0.061	0	0			-7	69	2.969.792	70.32	7.072	206.151	0.00	0	504.989	e:24 w:2379	0:01:39	2.433	
postroute : signoff		1.964	0	0	6.464	0	0	0.200	0	0	0.062	0	0			4			72.59	7.397	212.790	0.00			e:12 w:1155	0:00:00	4.111	
opt_signoff		2.592	0	0	6.463	0	0	0.000	0	0	0.062	0	0			-7	69	2.969.792	70.34	7.075	206.192	0.00	0	505.046	e:24 w:2382	0:03:15	2.297	
opt_signoff : signoff		1.964	0	0	6.463	0	0	0.200	0	0	0.062	0	0			4			72.62	7.404	212.894	0.00			e:12 w:1159	0:00:00	4.124	
min		1.964	0	0	6.321	0	0	-0.691	-304	0	-0.340	-110	0	-0	-1	-19	69	2.969.792	0.00	6.997	201.297	0.00	0	451.865		0:00:00	482	
avg		2.856	0	0	6.763	0	0	-0.044	-44	164	0.004	-16	102	-0	-0	-4	69	2.969.792	52.88	7.958	222.315	0.00	0	488.073		0:01:01	2.085	
max		5.363	0	0	8.250	0	0	0.200	0	1.119	0.062	0	713	0	0	4	69	2.969.792	72.62	17.098	402.582	0.00	0	505.046		0:03:15	4.124	
graph																												



# MIMOSIS1 sequencer trial in 65nm

Stylus Metrics | run

Design	sequencerTMR
Tools	genius-19.15-s090_1 innovus-19.16-s053_1 tempus-19.16-s053_1 voltus-19.16-s053_1
Flow	stylus
Enabled features	
Tag	
Run host	stbque29.in2p3.fr
Run directory	/home1/uelec/himml/cadence/TOWER_TP65ISC/flowkit/sequencer_65n
Last step	signoff



Summary Timing Clock Design Power Route Flow


Design			Power	Route	
Density (%)	Insts	Area ( $\mu\text{m}^2$ )	Leakage (mW)	DRC	WL ( $\mu\text{m}$ )
180 nm	72.62	<a href="#">7,404</a>	<a href="#">212,894</a>	<a href="#">0.00</a>	<a href="#">505,046</a>

180 nm

65 nm	75.51	<a href="#">10,488</a>	<a href="#">74,380</a>	<a href="#">2.11</a>	<a href="#">292,598</a>
-------	-------	------------------------	------------------------	----------------------	-------------------------

65 nm

Stylus QOR summary																			
Snapshot	Type	Setup (all)			Setup (reg2reg)			Hold (all)			Hold (reg2reg)			DRV			Clock		
		WNS (ns)	TNS (ns)	FEPS	WNS (ns)	TNS (ns)	FEPS	WNS (ns)	TNS (ns)	FEPS	WNS (ns)	TNS (ns)	FEPS	Tran (ns)	Load (pF)	Fanout	Insts	Area ( $\mu\text{m}^2$ )	Density (%)
syn_generic		7.864	0	0	10.279	0	0							0	0	0	0	17,494	202,696
syn_map		4.935	0	0	8.232	0	0							20,990	0	0	0	8,663	62,787
syn_opt		4.963	0	0	8.232	0	0							18,290	0	0	0	8,682	62,523
floorplan																		63.47	6,682
prects		4.001	0	0	8.597	0	0							-497	-0	0		64.50	9,074
cts		4.210	0	0	8.374	0	0	-0.561	-405	1,343	-0.410	-207	820	-20	0	0	108	1,343,680	66.19
postcts		4.710	0	0	8.874	0	0	0.000	0	0	0.002	0	0	-20	0	0	108	1,343,680	66.35
route		4.260	0	0	8.577	0	0	-0.255	-53	391	0.002	0	0	-21	0	0	108	1,343,680	66.35
postroute		4.260	0	0	8.576	0	0	-0.131	-4	63	0.002	0	0	-21	0	0	108	1,343,680	66.55
postroute : signoff		4.898	0	0	9.182	0	0	0.200	0	0	0.029	0	0	42	0	0		75.57	10,480
opt_signoff		4.508	0	0	8.672	0	0	0.002	0	0	0.017	0	0	-20	0	0	108	1,343,680	66.60
opt_signoff : signoff		5.005	0	0	9.182	0	0	0.200	0	0	0.029	0	0	42	0	0		75.51	10,488
min		4.001	0	0	8.232	0	0	-0.561	-405	0	-0.410	-207	0	-497	-0	0	108	1,343,680	0.00
avg		4.874	0	0	8.798	0	0	-0.078	-66	257	-0.047	-30	117	3,524	-0	0	108	1,343,680	50.92
max		7.864	0	0	10.279	0	0	0.200	0	1,343	0.029	0	820	20,990	0	0	108	1,343,680	75.57
graph																			



Nothing new:

- Smaller (~3 times)
- Faster (~2 times)
- Less power (60 % less, except leakage)
- Both in 4 metals, no clear impact of M1&M2 for 65 nm standard cells



# Conclusion

- We have gone through all the steps of the digital flow except:
  - ↳ Scan chain
  - ↳ Macros (IO, memories, home made analog)
  - ↳ LEC with conformal (Logical Equivalence Checking)
  - ↳ No Digital on Top flow / No hierarchical flow
- We can distribute flowkit scripts as is
  - ↳ Need to be adapted to your needs
  - ↳ Could be a starting point for a common digital flow
- We digest the digital design documentation (not presented here due to NDA)
  - ↳ Ease the ramp-up
- Need to fix few variables for a common definition
  - ↳ Delay margins
  - ↳ PGV generations (area capacitance, voltage, RC corner)
  - ↳ ...