-
09:00
Electronics Introduction
-
Andres Gadea
(IFIC, Spain)
Ian Lazarus
(STFC, UK)
-
09:05
Phase 2 electronics : introduction, mecanics and PS
-
Vicente Gonzalez
(IFIC, Spain)
-
09:20
Status of the new DIGIOPT12 production
-
Alberto Pullia
(INFN Milan, Italy)
-
09:25
Status of the PACE Hardware
-
Javier Collado
(IFIC, Italy)
-
09:40
Status of the STARE Hardware and Firmware
-
Nabil Karkour
(IJCLab Orsay, France)
-
09:55
Report on the status of the SMART development
-
Gilles Wittmer
(Ganil, France)
-
10:10
Report on the status of the GANIL Trigger Processor
-
Abderrahman Boujrad
(GANIL, France)
-
10:25
AGATA-EDAQ V2 Preprocessing and Firrmware
-
Laurent Charles
(IPHC, France)
-
10:35
Discussion on present and future Firmware
-
Ian Lazarus
(STFC, UK)
-
11:00
Introduction to the Data Flow
-
Amel Korichi
(IJCLab Orsay, France)
-
11:05
Software status
-
Nicolas Dosme
(IJCLab Orsay, France)
-
11:20
Hardware satus
-
Jérémie Jacob
(IJCLab Orsay, France)
Patrick Le Jeannic
(IJClab Orsay, France)
-
11:35
PSA computing performance
-
Philippe Gauron
(IJCLab Orsay, France)
Vincent Lafage
(IJCLab Orsay, France)
-
11:50
EDAQ general status and phase 2 discussion
-
Eric Legay
(IJCLab Orsay, France)