

ATLAS



# LAUROC1 Liquid Argon Upgrade Read Out Chip

MEGA : S. Blin, S. Conforti, C. de La Taille, G. Martin-Chassard, N. Seguin-Moreau



- LAUROC : liquid Argon Upgrade Read Out Chip
- Aurochs ['ɔːrɒks ] : extinct species of Wild Ox
- Strong and bullish
- [Astérix en Hispanie]
- Suggested by Claude Colledani !



# **Context : ATLAS Liquid Argon calorimeter upgrade**

- New design to speed up the digitization up to 40MHz and remove analog memories and obsolete components
- Replace preamps and shapers (and ADCs, SCAs, Glink...)
- Hybrid preamps used (0T configuration) → precise input impedance
  - Very low noise (~0.4 nV/ $\sqrt{Hz}$ )
  - Large supplies -6 +12 V
  - Some precision components and uF capacitors
  - 3 flavours : 'A', 'B', 'D'
- Shapers used AMS 1.2um BiCMOS





# **Preamplifier requirements**

**O**mega

- Precise input impedance :  $Z_{in}$ = 50  $\Omega$  (Front) or 25  $\Omega$  (Middle/Back) to terminate the cables from the detector
- Low noise < 10  $\Omega$ , with C<sub>d</sub>= 400 pF (Front) or 1.5 nF (Middle/Back)
- Current sensitive configuration (large Cd, long duration signal) tp = 50 ns
  - $ENI^2 = \propto \frac{e_n^{-2}C_d^{-2}}{t_p^{-3}(\Delta)} + \beta \frac{i_n^{-2}}{t_p(\Delta)}$  where  $\Delta$  is a triangle
  - 0T50 400pF: ENI@50ns=55nA, 0T25 1.5nF: ENI@50ns=150nA
  - Spec : < 120 nA for 50  $\Omega\,$  and ENI < 300 nA for 25  $\Omega\,$  (pileup dominating at HL LHC)
- Dynamic range:
  - Front 50  $\Omega$  : from 50 nA noise up to 2 mA = 40 000 or 15.5 bits
  - Middle and back 25  $\Omega$  : from up 200 mA to 10 mA = 50 000 or 16 bits
- Radiation resistance : ~ 1 Mrad
  - → "Universal" preamplifier with selectable dynamic range and input impedance (25/50 Ohm)



# **LAUROC0** overview



- Integrates 8 channels with variants of preamp: PA 25 and 50 Ohms as well as a preamp 25-50 for which Zin can be selected by SC
   Preamp Input impedance

   Super Common Gate: low input impedance
   Fine tuning of Zin (±5%) possible with C2
- Noise :
  - Amplifier = low noise voltage sensitive
  - "Electronically cooled" resistor
- HG and LG outputs available :

Discriminator at the output of the LG PA used to short  $R_f$  and to avoid  $$\mbox{in_PA}$$  saturation of the HG

- $\Rightarrow$  This system generates some non linearity
- ⇒ Lauroc1 built around this preamp "PA\_25\_50" but wo the discri system (= wo the HG output)



R0, C2 tunable to set absolute value of Zin Ci: 8-bit fine adjustement of Zin (±5%) using Slow Control parameters

 $4kTR_0$ 

 $(1 + |G|)^2$ 

- Input transistor = 1V NMOS transistor, 3000 μm/ 0.25 μm
- Cascode trans: 2.5V NMOS transistor
- Dynamic range adjustable by R0
- Input impedance adjustment by Cf (8 bits)
- Possibility to tune the current that flows in the input preamp
  - ibo\_pa can be set to 2.5 mA or 5 mA using SC parameter
  - R\_bleed: can add 6 mA using SC parameter







# **LAUROC1** overview





- 4 channels using the preamp\_25\_50 of Lauroc0 (Zin tuneable by SC)
- Channel 1, 2 and 3: LG preamp followed by one CRRC2 HG shaper and one CRRC2 LG shaper
- Channel 4: conservative channel using the discriminator and HG and LG PA for comparison
- Preamps followed by CRRC2 shapers built around an amplifier: designed by Mietek Dabrowski @BNL

Τ tuneable between 1.25 ns and 20

# LAUROC0 25 Ω preamp: Simulations of Zin



mega

### HG 25 Ω PA: Equivalent Output Noise

Noise Response



Series noise:  $R_0 = 100 (43\%)$ NMOS ampli (24%) NMOS SCB amp (8%)

 $R_{f}=1K (51\%)$ 

 $\Rightarrow$  Gain at the output of the preamp = 1K/25=40  $\Rightarrow$  Input Noise: 18.4 nV/40=0.46 nV/ $\sqrt{Hz}$  or 13 Ω

CdLT LAUROC TWEPP 2019

### LAUROC1 SETUP

2 setups: Omega testboard (characterization) LAL/BNL setup= Injection board (Toy cal. board)+ external Pulser (Larg Pulse) + DUT + ADC

Measurements performed on scope and using the full chain (with ADC)



The chip size is 2.8 mm x 2.5 mm.

Packaged in a LQFP 100 14\*14 package.





### LAUROC1 measurements: Zin vs C2 uniformity and vs freq.





Zin vs C2 (9 bits, LSB = 31.6 fF) for 3 channels



#### LAUROC1 25 $\Omega$ 10 mA config: Linearity measurements



INL <  $\pm 0.2\%$  on High Gain output INL <  $\pm 0.5\%$  on 80% of Low Gain dynamic range INL <  $\pm 3\%$  on the full dynamic range



mega

#### LAUROC1 50 $\Omega$ 2 mA config: Linearity measurements

Specifications Linearity

INL <  $\pm 0.2\%$  on High Gain output INL <  $\pm 0.5\%$  on 80% of Low Gain dynamic range INL <  $\pm 3\%$  on the full dynamic range



mega

# XTk (differential) between channels : 25 $\Omega$ 10 mA config



#### Injection of 400 µA in ch1, Xt in Ch 2 and Ch3. Cd= 1.5 nF on all channels



### ENI vs tp 5-100% (injection of LArg pulses)





Specification:

< 300 nA @ tp  $_{5\text{-}100\%}$  = 50 ns, Cd=1.5 nF  $\,$  for 25  $\Omega$  config

< 120 nA @ tp  $_{5-100\%}$  = 50 ns, Cd= 330 pF for 50  $\Omega$  config

LAUROC1 noise: below specification but larger than expected by 20% Series noise as expected :  $e_n = 0.45 \text{ nV}/\sqrt{\text{Hz}}$  Ctot=36 pF and parallel noise negligible, even with leakage current

But large 1/f noise (400 e-)

Attributed to dielectric noise in input C1=30 pF MIM capacitor (goes as  $4kT\omega Ctan\delta$ ): tan $\delta$  of SiO2= 0,002 => 278 e-

Special channel added in LAuroc2 with external capacitor for C1 to prove it definitively

### **Series noise input transistor**

Omega

 $3000/0.25 \ \mu m$  transistor at I<sub>D</sub>=4 mA Measurement = 2 \* theory Simulation < theory !



New layout with minimized bulk contribution Measured noise now at 0.36 nV/ $\sqrt{Hz}$ 

close to calculations = 0.3nV (0.56nV before) Difference corresponds to  $0.2 nV/\sqrt{Hz} \sim 2 \Omega$ 

noise density 3000/0.25



CdLT LAUROC TWEPP 2019

- LAUROC1: Low noise input preamp measured alone as charge preamp followed by external variable CRRC<sup>2</sup> shaper. Cf = 1 pF
  - All current sources switched off : preamp biased externally by external RL
  - Noise expected : ENC = 174  $e_n C_{tot} / \int t_p(\delta) \oplus 166 i_n \int t_p(\delta)$
  - Parallel noise due to Rf = 5 M and leakage current, measured I\_G=10 nA



ega

### PAC ENC measurement @ Id=4mA

- Good agreement for series noise :  $e_n = 0.45 \text{ nV}/\sqrt{\text{Hz}}$  Ctot=36 pF
- Parallel noise negligible, even with leakage current
- But large unexpected 1/f noise (400 e-)
- At ATLAS shaping (tp = 30 ns) 1/f increases noise by ~20%





 $\mathsf{ENC} = 174 \; \mathsf{e}_{\mathsf{n}} \mathcal{C}_{\mathsf{tot}} / \mathcal{J} \mathsf{t}_{\mathsf{p}} \left( \delta \right) \oplus 166 \; \mathsf{i}_{\mathsf{n}} \mathcal{J} \mathsf{t}_{\mathsf{p}} \left( \delta \right)$ 



# 1/f noise origin

- 1/f can originate from the 2 transistors or the MIM cap
- Negligible 1/f measured on input transistor
- 1/f at the same level on CH4 which does not have 2.5V cascode
- $\Rightarrow$  remains dielectric noise in the MIM input capacitor
- Confirmed by measurement at small and large currents which shows 1/f unchanged
  - At 1 mA series noise plotted  $e_n = 0.6 \text{ nV}/\sqrt{Hz}$
  - At 8 mA  $e_n = 0.35 \text{ nV}/\sqrt{\text{Hz}}$





nega

CdLT LAUROC TWEPP 2019



- ENC CH4 (1 V cascode)
- Input transistor alone (from previous run)
- Dielectric noise is parallel noise going as  $4kT\omega Ctan\delta$
- $tan\delta$  of SiO2= 0,002 => 278 e-, not far from the 320 e- given by the fit





- Series noise :
  - $e_n = 0.6 \text{ nV}/\sqrt{\text{Hz}} @ 1 \text{ mA}$
  - $e_n = 0.45 \text{ nV}/\sqrt{\text{Hz}}$  @ Id = 4 mA
  - $e_n = 0.35 \text{ nV}/\sqrt{\text{Hz}}$  @ Id = 8 mA
  - Total capacitance 36 pF : 10% parasitics in MIM + input transistor
- Parallel noise :
  - $i_n = 0.09 \text{ pA}/\sqrt{\text{Hz}}$  due to Rf=5M and 10 nA gate leakage current
  - Larger than expected but still negligible
- But large 1/f contribution
  - Independant of drain current or cascode type
  - Not seen on input transistor alone
  - Attributed to dielectric noise in input 30 pF MIM capacitor (goes as 4kTωCtanδ): tanδ of SiO2= 0,002 => 278 e-, not far from the 320 e- given by the fit
  - Increases series noise by ~20%
  - Would need a special channel with external capacitor to prove it definitively

eqa

## **LAUROC** conclusion

- Good performance for impedance matching and linearity
- Noise models were wrong for large transistors and large current : go back to BSIM3 model [J. Kaplon]
- Non negligible 1/f noise attributed to MIM caps
- Interesting design lower noise at BNL with fully differential amplifier [ALFE M. Dabrovski et al.]
- Final versions of LAUROC and ALFE submitted in sept.

• ATLAS at USC :







mega







### SIMULATIONS: Channel <1:3>



LG\_Preamp\_25\_50, followed by a low noise amplifier with a gain=20 for the HG path => Shaper noise negligible Dynamic range of the 25  $\Omega$  preamp tuneable by SC: 5 mA or 10 mA Cload ADC= 20 pF Simulations @ T=15 ns Ratio HG/LG  $\approx$  25

- LG\_preamp 25 Ω with a dynamic range of 5 mA (tuned by SC), Cd=1.5 nF
  - HG path: 250  $\mu$ A give ± 983 mV, tp= 46.5 ns and ENI= 167 nA
  - LG path: 5 mA give  $\pm$  988 mV, tp=46 ns
- LG\_preamp 25 Ω with a dynamic range of 10 mA (tuned by SC), Cd=1.5 nF
  - HG path: 500  $\mu$ A give ± 930 mV, tp= 46 ns and ENI= 220 nA
  - LG path: 10 mA give  $\pm$  920 mV, tp= 46 ns
- LG\_preamp 50  $\Omega$  with a dynamic range of 2 mA, Cd=400 pF
  - HG path: 75  $\mu$ A give ± 945 mV, tp= 48 ns and ENI= 53 nA
  - LG path: 2 mA give  $\pm$  923 mV , tp= 46 ns

**O**mega

2 power domains well separated : vdd\_pa= 2.5V (total= 100 mA) and vdd\_sh= 1.2V (total=125 mA)



QFN or QFP 128 pins

Same pinout for HEC, ALFE and LAUROC ASICs

Pad ring of Lauroc available on LARg SOS server

Final ASIC: should be in BGA package





- Very stable termination (R, N indep. of signal current and active components)
- Fully-differential output