POINT DE DÉPART: SEMAINE ITK - FEV 2020

https://indico.cern.ch/event/824593

Tooling for RD53A module build & test - Meeting pixel modules semaine ITK de février (mer 9h)

https://indico.cern.ch/event/824593/contributions/3734134/attachments/1982075/3301330/Tooling_status_update_ITK_week_Magne_Lauritzen.pdf

We have roughly the same needs as for the final production: We will use the RD53A module production to evaluate the tools and get valuable experience.

Assembly:

- Gluing stencils
- Assembly jigs
- Data cables
- Powering
- Module carriers

Testing:

- Cooling
- DAQ/DCS system
- Interlock system
- Power boards
- Data boards

Common:

- Photographic documentation
- Shipping box

This talk will try to list all items, their status, and who is responsible for it.

Multi-module testing equipment – talk Suzanne

https://indico.cern.ch/event/824593/contributions/3730100/attachments/19825 85/3302170/ltkPixV1MultimoduleTesting-SK-060220.pdf

Today a list of equipment already in planning for electrical testing, mainly covered by CORE budget of other WBS items

- Readout equipment will become available in the coming months and can be used to start equipping sites and get trained with FELIX readout
- In total 18 sites in Pixels with such a test setup for either loaded local support QC or reception testing. 12 starting from Q2/2021, 6 from Q3/2022

+ Suit une liste archi détaillée

LAPP???

NEWS DE LA SEMAINE

Mardi: nouvelle version de la note testing de L.Meng

https://cds.cern.ch/record/2702738/files/rd53amoduletesting_v0-2.pdf

376 5.5 Basic Electrical Tests

In order to verify if the module is fully functional after each stage, it is sufficient to perform a subset of the full electrical tests at high temperature. Apart from the sensor IV, where the FE should not be powered, the FE shall be powered in SLDO mode for tests that involve DAQ.


- Sensor IV (FE off)
- Register test
- Digital scan
- Analog scan
- Threshold scan
- ToT scan
- Disconnected bumps

- Entendu lors du meeting de mardi 17h: « it's been decided long ago that all tests beyond single cell/triplet/quad will be described in the assembly document » ... qui n'existe pas (
 Jessica confirme) ou pourrait être https://docs.google.com/document/d/1jmDvE_2tNZs-DXdRHX1j5ayfZ_TYyT6_3A_t328xf3g/edit?pli=1
- Summary talk Suzanne @ITK week de février
 https://indico.cern.ch/event/824593/contributions/3730098/attachments/1982650/330
 3125/RD53ALLtesting-06022020.pdf
 - Full detector component and corresponding QA and QC covered in WBS 2.1.5 local supports (coordinated by Jo Pater and Diego Alvarez Feito)


Jeudi: Modules weekly → all on documentation . ~ 66 connected

https://indico.cern.ch/event/882699/


- Step by step (verbose) startup instructions by Timon
- Discussion about where/how ground (?) can be probed







- Module QC document walk through by Lingxin
- Discussion about CDS versus EDMS
- Next step for her: add a Database section
- Open for questions/comments up to upgrade week (?)



QC Tests 8 5.1 Visual Inspection of Packaging 8 5.2 Visual Inspection 8 5.2.1 Procedure 9 5.3 Metrology 9 5.4 Full Electrical Tests 9 [git] * Branch: master @ ab27c59 * Release: v0.2 (2020-04-08) Head tags: v0.2
ATLAS Project Document No.: Project V of 21 ATLAS Project V of 21 ATLAS P of 22 ATLAS P of 24 ATLAS P of 25 ATL
8 Test System 8.1 Scale 8.2 Visual Inspection 8.3 PSU 8.3.1 Low Voltage 8.3.2 High Voltage 8.4 DAQ Computer 8.5 Vacuum Pump [git] • Branch: master@ab27c59 • Release: v0. Head tags: v0.2
8.6 Cooling

8.7.2 Hardware Interlock

EXTRA STUFF (SEMAINE ITK DE FEV.)


Liste de tests modules – QA/QC meeting ITK week (mardi 14h)

Définition d'un « receiving test » complet = slides 16 et 18 de

https://indico.cern.ch/event/824593/contributions/3732953/attachments/1 981374/3299731/Module Testing Dauria ITkWeekFeb2020 V0.pdf

Module workflow focusing on testing

After wire bonding:



 Comparison with respect to the previous test and with the first module test · Made on coated and packaged module, clean room can be relaxed to ISO9

Detailed list: slides 20,21,22 Equipment: other session

Only done for first test

Module testing workflow

Receiving test

Sensor Specifications after assembly

Sensor IV measured at 20°C with power OFF 5nA sensitivity, 5 V step, 0 to 200V with current limitation

- Max current increase < 2 * Max current of bare sensor
- Current $I_1 < 1.5 \,\mu\text{A/cm}^2$ [6 μA] (Planar) $I_1 < 5.0 \,\mu\text{A/cm}^2$ [30 μA] (3D)
- Breakdown voltage reduced not less than 50 V (Planar) 10 V (3D)
- Breakdown voltage margin above depletion: 70V (Planar) 20 V (3D) Define breakdown when dI/dV > 5 $\mu A/V$
 - Sans lumière, humidité?
 - Matériel = HV, LV ?
 - Plots = macros de Yarr ?

Chip related parameters after assembly

Powering test

Measure $\rm \textit{R}_{\rm ext}\textit{A}/D$ and compare with value measured by flex vendor

Power on in ShuntLDO mode

Measure IV curve of SLDO from power supply 0 to 2 V in 0.1 V step

Read all regulator outputs with MUX

Details of this procedure will be better defined during the RD53a tests

Plan to measure accurately using probe points on hybrid with spring-loaded contacts

Chip communication test

Write/Read registers

Chip serial number

Trimming:

 I_{ref} set to 4 μ A

Vref_ ADC ser to 0.9 V

 V_{DDA} , V_{DDD} set to 1.2 V

Details of this procedure will be better defined during the RD53a tests

Read out tests

Tuning procedure (per FE in RD53a)

Conditions: Power in SLDO mode, HV set at V_{depl}+50 V (planar), MaxV_{depl}+ 20 V (3D). This defined HV ON condition

- 1. Digital scan
- 2. Analog scan
- 3. Threshold scan before tuning
- 4. Global threshold tuning to 1ke
- 5. Pixel tuning at 1 ke
- 6. ToT tuning at 7 ToT for 10 ke
- 7. Re-tune pixels, fine tune pixels
- 8. Final threshold scan Comparison of dispersion with scan before tuning.
- 9. Noise occupancy scan: record number and map of noisy pixels
- 10. Stuck pixel scan

Same power conditions and final tuning, but HV off

11. Noise occupancy scan: record number and map of quiet pixels (possibly disconnected)

Same power conditions and final tuning, but HV ON as before

- 12. Noise occupancy scan with radioactive source illuminating the module; HV ON, 50 hits/pixel
 - record number of quiet pixels, compare with (11)
 - Obtain ToT distribution and compare with tuning (6) (for gamma and x-ray only)
 - Est-ce que le serial powering (e.g. intensité SLDO) peut engendrer des problèmes différents

Pass requirements from module spec document Digital:

- · not worse than wafer probing.
- Allow 5 new dead pixels per chip

Analog

• As good as average single chip, within 5%

RD53A readout for system tests

LpGBT ? talk « RD53 read out options & timeline » https://indico.cern.ch/event/824593/contributio ns/3730090/attachments/1982521/3306430/ RD53A readout schedule.pdf

Schema for demonstrator

https://indico.cern.ch/event/824593/contributio ns/3730229/attachments/1982864/3302770/ Readout_scheme_for_RD53a_demo_zixu_ITKwee k Feb6.pdf

IS RD53A demonstrator: 19-1/2 prototypes

—SLA

Prototype 19-1:


- x1 R0/1, x1 L0 stave, x1 L1 stave, all loaded with RD53A modules
- YARR to test x1 SP chain after loading. Verify SP chain functionality
- Direct Felix for test x2 SP chains (one side of ring, L0/L1 staves)
- If more Felix boards and/or aggregation ready: test whole ring

Start-up options

- Initial tests with FLX712 and few RD53A before spring?
- Currently operational options:

Argonne board + VLDB (GBTx) - Bologna PiLUP board e-links at 1.28 Gb/s e-links at 160 Mb/s





RD53A read-out

6 Feb 2020 ATLAS XITK

Readout System Evolution

SLAC

- YARR, direct FELIX, RCE can all grab a small number of miniDP channels for small scale tests initially
- The bulk of the detector testing will be QC-PP0, miniDP cables, Aggregator, FELIX

13