# Insights for FCC-ee / CEPC Tracking and Vertexing, based on Linear Collider Experienc Maxim Titov, CEA Saclay, Irfu, France

Workshop FCC-France, May 14-15, 2020, LPNHE-Paris, France

Scintillator ECAL **RPC DHCAL CLICPix** FCAL PiDeR LCTPC SO DEPFET **ChronoPixel** TPAC **SDHCAL RPC** Muon **KPIX GEM DHCAL** Silicon ECAL **Dual Readout** /IP Silicon ECAL (ILD) Many forms of Linear (SiD) **CMOS MAPS Collider Detector R&D efforts:** EPFE




FPCC



HCAL

Scintillator

- Large collaborations: CALICE, LCTPC, FCAL
- Collection of many efforts such as vertex R&Ds



 Efforts currently not directly included in the concept groups (ILD, SiD, CLICdp), which may become important for LC in future

### **Linear Collider Collaboration Detector R&D Liaison Report**

### http://www.linearcollider.org/physics-detectors/working-group-detector-rd-liaison

Last public version (Dec. 18, 2018) → Submitted as supplemental LCC input to the European Strategy Update

LINEAR COLLIDER COLLABORATION
-------------------------------

#### **Detector R&D Report**

Deadline for submissions: May 15th, 2020 DRAFT VERSION 2020.1

Editors

Detector R&D Liaison Maxim TITOV Institut de Recherche sur les lois Fondamentales de l'Univers (IRFU) CEA - Saclay, F-91191 Gif-sur-Yvette Cedex, France maxim.titov@cea.fr Detector R&D Liaison Jan F Strube Pacific Northwest National Laboratory 902 Battelle Boulevard Richland, WA 99352, USA

> University of Oregon Center for High Energy Physics Eugene, OR 97403, USA jstrube@uoregon.edu

April 25, 2020



LINEAR COLLIDER COLLABORATION Designing the world's next great particle accelerator Get a « snapshot » of the R&D efforts, even if they are not officially integrated into ILC, SiD, CLICdp → technologies might become relevant in the future

- "Publicize" the technology and provide an update of the R&D developments since ILC DBD / CLIC CDR
- Provide an entry point for new groups to help them to learn about the current landscape and the areas where they might be interested contribute

#### The suggested content of the inputs is as follows:

- · Introduction. Brief overview of the technology (past R&D efforts with references);
- · Recent milestones since ILC DBD and CLIC CDR to avoid description of historical data;
- Engineering challenges for a given detector technology in order to encourage new groups to contribute to the engineering aspects and not only to the generic R&D;
- Future plans in the years to come and the list of collaborating institutes contributing to the given R&D technology;
- · Application of the R&D outside of ILC with references, if technology is already used.

### **Linear Collider Collaboration Detector R&D Liaison Report**


### http://www.linearcollider.org/physics-detectors/working-group-detector-rd-liaison

- ✓ More than 50 individual groups contacts, 170 pp. & summary tables
- Chapters on: Vertex detectors, Silicon Trackers, Gaseous Trackers, Calorimeters (ECAL/HCAL), Forward Calorimetry (FCAL), Muon System
- ✓ Should not be considered as the summary to select between technologies
   → general overview of the landscape of the LC R&D activities

R&D Technology	Participating Institutes	Description / Concept	Milestones	Future Activities	R&D Technology	Participating Institutes	Description / Concept	Milestones	Future A city ilies
ChronoPix	University of Oregon Yale University Sarnoff Corporation IPHC Strasbourg	ChronoPix is a monolithic CMOS pixelated sensor with the ability to record up to two time stamps per pixel dur- ing the bunch train. Hits are read out in the time between bunches. The CMOS pixel sensor uses as a sensitive volume the	April 2014: Device tests of prototype 2 inform the design of prototype 3 to be submitted to foundry 2016 : production of CPS for the ALICE-ITS upgrade	Prototype 3 was manufactured in September 2014. Tests have shown that problems revealed in prototype 2 were solved. Until 2015-2019: Development and production of CPS for	Asian GEM	Kindai, Kogakuin, Iwate, Nagasaki IAS, Tsinghua		2010-2013: Several test beam campaigns were per-	
	DBSY, Hamburg University of Frankfurt University of Frankfurt	10µm-20µm thin high-resistivity epitaxial Si-layer de- posited on low resistivity substrate of commercial CMOS processed chips. The generated charge is kept in a thin	2018/19: production of CPS for the micro-vertex detector of the CBM experiment at BLR/GSI 2018/19: validation of light double-sided ladder con- cept combining highly granular sensors on one side with	Development of various CPS optimised for the different layers of a vertex detector at the ILC, with emphasis on	GEM	DESY, Hamburg Bonn Siegen	three standard CERN GEMs and pads	2009-2013: Several test beam campaigns were per- formed with three readout modules.	the ITV-stability is still being investigated. A new module with gating device, reduced local field dis- tortions and pad plane adapted for the SALTRO is planned. (2016/17)
					Resistive Micromegas	CEA Saclay, Carleton	cromegas gas amplification stage, a resistive layer for charge dispersion and integrated readout. Con- struction of 11 modules.	formed with up to seven readout modules, covering the complete LP-endplate.	Now materials as resistive layer are being investi- gated. A module with lower local field distortions is planned.
DEPFET	University of Boan, Germany ne Heidelberg University, Germany sist Giessen University, Germany bul University of Göttingen as a KIT Karlsruhe, Germany nal		2014: Full-scale 75 $\mu m$ thin Belle II ladder in beam test at DESY	Development of dis-stands technology indegration of real ASCs on tabler Statistication of real ASCs on tabler statistication of the ASCs on tabler to using tigh-tybic thereings and microscopic solder ball bamp-bonding. Production of Bellel I verta detector modules Tasts of the last version of the DBP daps Engineering design for all-silicon modules with petal ge- ometry regards for LC Detailed characterization of device response the advectory of the ASCs of the transmission for the dapped states of the ASCs of the ASCs of the ASCs Detailed the ASC of the BF read-out chips, called Drain went Detailers	GridPix ConceptGEM + pixel readout	i Bonn, NIGERF, CEA Saclay Bonn, Siegen	pixelized readout with GridPixes. These devices consist of a Micromegas mesh built by postpro-	three modules were performed. The three modules featured a total of 160 GridPixes and this test beam	
					Field cage	DESY	Design and construction of a TPC field cage	2009: A first prototype has been built and is used as a test device at DESY	A new field cage with improved geometrical preci- sion is under construction at DESY. (2017)
	Charles University, Prague, Czech Republic IPIC, CSIC-UVEG, Valencia, Spain DESY, Hamburg, Germany IRCA, CSIC-UVES, Storbacker, Sovie				Electronics	Lund, CERN, CEA Sackay	aration at T24/1 at DESV and for investigation the	2009: Sofar, readout systems based on the AFTER and the ALTRO chip have been channels on the AFTER	<ol> <li>Simulations on the impact of key</li> </ol>
FPCCD	KR         State         Fine Fard COD sensors have pixed rises of same fixed of pixed fixed fixe	any table	ent Dignizer acterization of FPCCD sensors including beam tests adiation damage studies coment of FPCCD sensors with a pixel size of 5 um	DAQ	Lund, ULB-VUB, Hubei	Design of a de	ummary tab	tem for the SALTRO-16 based read- s being prepared and will be avail-	
		detector: sum	Mary to a set of the and demon-	construction of prototype ladders for the inner layers of	Endcap	Gaseou	S Iracker.	ummary tab ummary tab the set program and in 2000 a first ender pro- gram and in 2000 a first ender pro- gram and the set of the set of the grant and the set of the set of the grant and the set of t	Simulations optimizing the module size are planned.
						CEA Saclay, DESY	Mechanical studies for ILD-TPC regarding the ef- fect of pressure, weight, hanging/support schemes on the mechanical deformation of the endplate and field cage.		More detailed studies are planned
3D Pixels	Brown University Cornell University		Completed multi-year effort to demonstrate commercial 3D technology, consisting of 0.13 mm CMOS intercon-	Complete the 3D active edge project	Calibration	BNL, CERN, Indiana, Kolkata	Laser calibration system, Alignment/calibration of the TPC, Integration with other tracking systems		
	Fermilab Northern Illinois University SLAC		nected with Direct Oxide bonding technology and access using TSV. Received readout wafers with thickness of 25 µm, pro-		Study of systematic effects	Victoria, Kolkata	Field distortions are a major source uncertainties in track reconstruction. The sources of these distor- tions are studied and minimized.		
SOI	University of Illinois Chicago	In the Silicon-On-Insulator (SOI) technology the sens-	cessed with TSV and DBI to connect to 3D electronics Currently working on active edge demonstrator devices	Sep 2014: Complete architecture study for the ILC pixel	Analysis software	DESY, Carleton, CEA Saclay, KEK, Saga, Siegen, Ts- inghua	Development of a software package MarlinTPC, which serves all groups for reconstructing and ana- lyzing the test beam data and for simulation, recon- struction and analysis of ILD events.	MarlinTPC is well developed and the key analysis tool for all analyses.	Further improvements are continually made.
	University of Tuskuba Tohoku University Osaka University	ing and processing functionalities are separated in dif- ferent layers; the sensing is provided by a high-resistive substrate connected through an insulating layer with the processing layer.		detector Mar 2015: Design and fabrication of first test chip for the LC Dec 2015: Beam test of the chip	Japanese Univers., KEK, Tsinghua, Kolkata, DESY	a major source for time dependent field distortions and has to be suppressed as much as possible. With	stages release too many ions into the drift volume	2016: module sized GEM-gates will be available. Then the impact of the gate on the TPC-performance will be studied by using a UV-laser facility at KEK, and in test beams.	
CLICPix	Cambridge University CEBN University of Geneva Karlsruhe Institute of Technology (KIT) University of Liverpool SLAC	power and small-pitch readout. ASICs implemented in 65 nm CMOS technology (CLICpix) coupled to ultra-thin		Demonstration modules for all major components in time for the next update of the European Strategy for Particle Physics in 2018/19			tion of ion production and the reduction of the back flow by a gating device are under study. Field dis- tortions are a major source uncertainties in track re- construction. The sources of these distortions are studied and minimized.	duced and is being compared to a standard wire gate.	
	SLAC Institute of Space Science Bucharest Spanish Network for Linear Colliders		Power-pulsing demonstrator with dummy loads Prototypes of carbon-fibre ladder supports Full-scale thermal mockup of the CLIC vertex-detector region		Cooling	KEK, Saga, NIKHEF, Saday, Kolkata	the readout electronics at the endplate. The temper-	setup at the test beam site. First results show a sig- nificantly reduced temperature gradient due to heat-	Cooling of the SALTRO-16 based module will be studied with a mockap which emulates heat and mechanical conditions of the module. Then, the SALTRO-16 based module will be built with the $CO_2$ cooling pipes.

Final Detector R&D Report is planned for July 2020 (by the end of the LCC Mandate)

# **Two Validated Detector Concepts: ILD and SiD**




Silicon Tracking only Outer radius: 1.22 m


Si + TPC tracking
Outer radius: 1.77 / 1.43 m

# **ILD vs SiD: Two Tracking Complementary Approaches**

### Gaseous Tracking (ILD):


- Si + Gaseous Tracking System:
- VXD: long barrel of 3 double layers 0.3% X $_0$  / layer,  $\sigma_{sp} \lesssim$  3  $\mu m$
- Intermediate Si-tracker (SIT, SET, FTD) SIT/FTD: silicon pixel sensors (e.g. CMOS) SET: silicon strip sensors
- Time Projection Chamber with MPGD-readout High hit redundancy (200 hits / track)
   → 3D tracking / pattern recognition;
  - $\rightarrow$  dE/dx information for PID





### Silicon Tracking (SiD):

- All Si-Tracking (concept proven by CMS)
- VXD: short barrel of 5 single layers 0.15% X $_0$  / layer,  $\sigma_{sp} \lesssim$  3-5  $\mu m$
- 5 layers Silicon-strip tracker
   (25um strips, 50 um readout pitch)
- Few highly precise hits (max. 12)
- Robustness, single bunch time stamping



# Vertex Technologies for Linear Collider: State-of-the-Art


### Exploiting the ILC low duty cycle 0(10<sup>-3</sup>): triggerless readout, power-pulsing

#### **Readout strategies:**

see  $\rightarrow$  M. Winter talk

- $\succ$  continuous during the train with power cycling  $\rightarrow$  mechanic. stress from Lorentz forces in B-field
- > delayed after the train  $\rightarrow$  either ~5µm pitch for occupancy or in-pixel time-stamping

# CMOS (CPS): continuous readout, speed, pixel dim., stiching



**DEPFET:** continuous readout, 75 / 50 um thick (Belle II / ILC)


Fine pixel CCD: delayed readout, 5 um pitch, 50 um thickness




**Chronopixel:** delayed readout, monolithic CMOS, 50 um thick


**SOI:** delayed / continuous readout; suited for 3D integration

**3D Integration (in-pixel data processing,** currently on-hold): MWR in 2010 n VICTR(CMS),VIP(ILC),VIPIC(X-rays)



2 1mm Pixel (50x50) Pixel (50x50) Column ADC





### Sensor's contribution to the total material budget of vertex detectors is 15-30%

# Vertex Technologies for Linear Collider: Challenges

Last detector to be installed; technology choices/construction for ILC is still to be over 5-10 years


Technology	Examples	Small pixels	Low mass	Low power	Fast timing
Monolithic CMOS MAPS	Mimosa CPS	++	++	++	-
Integrated sensor/amplif. + separate r/o	DEPFET, FPCCD	+/++	0	+	•
Monolithic CMOS with depletion	HV-CMOS, HR-CMOS	+	++	0	+
3D integrated	Tezzaron, SOI	++	+	0	++
Hybrid <b>D. Dannheim</b>	CLICpix+planar sensor, HV-CMOS hybrid	+	0	+	++

LC vertex-detector challenges

- $\circ~\sim 1\,{
  m m}^2$  surface
- Single point resolution of  $\sigma < 3-5\,\mu m$ 
  - $\rightarrow~$  Pixel pitch  $\approx 17-25\,\mu m$
- Low power dissipation of  $\leq$  50 mW/cm<sup>2</sup>
- Material budget  $< 0.1 0.3 \,\% X_0$  per layer
  - $\rightarrow\,$  Thin sensors and ASICs, low-mass support, power pulsing, air cooling
- Time stamping
  - $\rightarrow \sim 10 \text{ ns} (\text{CLIC})$
  - $\rightarrow \sim 300\,\text{ns}-\mu\text{s}$  dep. on technology (ILC)

Challenges (beam backgrounds, cooling, material budget) addressed by emerging R&D steps:


- ✓ Material budget reduction → reduce impact of mechanical supports, services, overlap of modules/ladders
- ✓ Beam related (beamstrahlung) bkg. suppression → evolve time stamping toward a few 100 ns (bunch-tagging)




CMOS (CPS): Industrial stitching & curved CPS along goals of ALICE-ITS3, possibly with 65 nm process

#### see $\rightarrow$ M. Winter talk

CMOS (CPS): 2-sided ladders: mini-vectors with high spatial resolution & time stamping




Introduce NN in CPS to mitigate data flow from beam-related background



Microchannel cooling: DEPFET in collaboration with AIDA2020

### **Momentum and Impact Parameter Resolution Performance**

#### Track momentum resolution:




- P<sub>T</sub> resolution @ 100 GeV
   ≈2-3 x 10-5 GeV-2 for both ILD & CLD (single muons)
- ILD-S/ILD-L both meet asymptotic momentum resolution goal


Impact parameter resolution:

$$\sigma(d_0) = \sqrt{a^2 + b^2 \cdot \text{GeV}^2/(p^2 \sin^3(\theta))}.$$

- σ(d0) resolution is affected by the layout of vertex detector and single point resolution
- Single point resolution has a large impact (50%) on σ(d0) at high p<sub>T</sub> (CLD study, similar for CEPC)




arXiv: 2003.01116




#### FCC-ee CLD [GeV<sup>-1</sup>] Single µ FCC/CL $\theta = 10 \text{ deg}$ $\theta = 30 \text{ deg}$ 10- $\theta = 50 \text{ deg}$ $\theta = 70 \deg$ $\sigma(\Delta p_T^{}/p_{T,true}^2)$ $\theta = 89 \text{ deg}$ ⊕ b / (p sin<sup>\*</sup> 10 10<sup>-5</sup> $10^{2}$ 10 p [GeV]

#### arXiv: 1911.12230




# ILC TPC with MPGD-Based Readout

MPGDs are foreseen as TPC readout for ILC (endcap size~10 m<sup>2</sup>):



Machine-induced bkg. and ions from gas amplification create track distortions => Gating is needed


- Wire gate is an option
- Alternatively: GEM-gate




Standard "pad readout" (~ few mm<sup>2</sup>): 8 rows of det. modules (17x23 cm<sup>2</sup>); 240 modules per endcap

- $\rightarrow$  Wet-etched triple GEMs
- → Laser-etched double-GEMs 100µm thick ("Asian")
- $\rightarrow$  Resistive MM with dispersive anode
- ➢ Pixel readout (55x 55mm<sup>2</sup>): ~100-120 chips per module → 25000-30000 per endcap (GridPix)
  - $\rightarrow$  GEM + pixel readout

→ InGrid (integrated Micromegas grid with pixel readout)




The Large TPC Test-setup @DESY



### **Central Tracker: TPC Performance**

Target requirement of a spatial resolution of 100 um in transverse plane and dE/dx resolution < 5% have been reached with all technologies (GEM, MM and GridPix)





# **Central Tracker: Pixel TPC for Z-Pole Running**

P. Kluit

#### ILC: gating scheme, based on large-aperture GEM

→ Exploit ILC bunch structure (gate opens 50 us before the first bunch and closes 50 us after the last bunch)





#### Estimate the charge in the TPC as it can cause distortions:

- At ILC beam-beam effects are dominant

- TLEP and FCC-ee studies  $\rightarrow \gamma\gamma$ -background is very small at Z

- ✓ Rough estimations at  $L = 32 \cdot 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$  indicate primary ionisation causes accumulated charge at an ILC250 level
- ✓ Ion backflow (IBF) can give a lot of additional charge → so IBF must be controlled (IBF =  $5/1.5 \rightarrow 80 / 14$  um)
- ✓ Measuring IBF for Gridpix is a priority, expected  $O(1\infty)$


At CEPC gating can greatly reduce IBF (@ Z-pole):
 max drift time of 30 µs < average Z interval 100 µs (10 kHz)</li>
 will cause some leveling due to dead time

### **Circular colliders (e.g. CEPC):**

- ✓ H/top running → pad / pixels are OK (@10<sup>35</sup> ion backflow and space charge can be calibrated by laser system);
- ✓ Z running (@10<sup>36</sup>) → occupancy is too high at low radii (overlapping tracks)
- Study pixel TPC to replace pad - TPC for Z-pole running

#### Future R&D needed:

- Optimal pad size to improve track resolution;
- Pixel size > 200 um or large → cost reduction




# **Central Tracker: GridPix TPC Readout**

### Feasibility is shown @ DESY test-beam with 160 InGrids

#### **3 modules for Large TPC Prototype : 1 x 96 InGrid, 2 x 24 InGrids** 320 cm<sup>2</sup> active area, 10,5 mio. channels, new SRS Readout system




#### Quad board (Timepix3) $\rightarrow$ development of 8 quad detector (2020)



50 cm track length with about 3000 hits

- → each representing an electron from the primary ionisation
- → demanding for track reconstruction, especially in case of curved tracks



#### **Physics properties of pixel TPC:**

- Improved dE/dx by cluster counting
- Improved meas.of low angle tracks
- Excellent double track seperation
- Much reduced hodoscope effect
- Lower occupancy @ high rates
- Fully digital read out (TOT)


# **Critical Items for a TPC Readout Technology Choice**

### Several aspects are important:

- Minimize power consumption (detector/electronics)
- Sufficient cooling (e.g. little material, e.g. CO2 colling)
- Thin detector (radiation length)
- Minimize z- and xy-readout plane destortions

### Deformation challenge: Quad / pixel module


Considerable effort to reach very high precision mechanical mounting (10-20 um) of the quad and 8-quad module




- GEM-Based readout paper: arXiv:1604.00935
- MM-Based readout paper (in preparation)

### **Distortion challenge: module flatness**

control of mechanics (deformations if not rigid enough)  $\rightarrow$  give rise to ExB effects



**Distortion challenge: module edges** xy-plane (with new encapsulated anode)



## **Vertex and Central Trackers: Challenges**

### All-Silicon tracker (ILC/SiD, CLICdp, FCC/CLD, CEPC/FST)

- ILC: number of layers; thin detectors, time-stamping capability, minimize material budget (2D/ stitching); power savings / engineering;
- ✓ Circular colliders: continuous operation → power-pulsing is not possible (aim less power consumption & active (increased) cooling) → increased material budget;

### Silicon + TPC (ILC/ILD, CEPC baseline)

- ILC: use of GEM-grid gating;
   CC: can TPC stand for (extremely) high readout rate; ion feedback can it cope @ Z-pole;
- ✓ Calibration and detector alignment;
- ✓ Low power consumption FEE ASIC;
- ✓ Mechanical (field cage rigidity) and distortion (field cage quality, module flatness) challenges;

### Silicon + Wire/Drift Chamber (FCC/IDEA, CEPC/IDEA)

- $\checkmark$  Can it cope with high rates @ Z-pole;
- ✓ Half as many hits as in TPC  $\rightarrow$  more Si-layers  $\rightarrow$  momentum resolution sufficient ?;
- ✓ Aging effects: hydrocarbon-based mixtures are not trustable for long-term operation in DC
   → search for different gas mixtures;
- ✓ Very long wires (~4m), study/optimize wires material;
- ✓ dE/dx by cluster counting (depends on N<sub>hits</sub> in DC);

PID requested by flavor physics (TPC/DC have superior capability over Si) → see G. Wilkinson talk