

# Common R&D efforts on CMOS pixel sensors for the experiment of electron-positron colliders

15th FCPPN/L Workshop, 10 – 14 Jun 2024, Bordeaux

*Yunpeng Lu*

on behalf of the FCPPN/L collaboration teams

**PROJECT TITLE: Belle II vertex detector upgrade (BUV)**

**French Group:** IPHC/IN2P3, *Jérôme BAUDOT, Christine Hu-Guo, ...*

**Chinese Group:** IHEP/CAS, *Qun OUYANG, Yunpeng Lu, ...*



# Outline

- Introduction
  - Short review of collaboration history
  - BELLE II VTX upgrade proposal
  - R&D for CEPC vertex detector
- Common interests in MAPS\* development
  - Large area sensor design OBELIX and JadePix-5
  - Digital on Top design methodology
  - Sharing mask area in TJ 180 nm CIS process
- Summary

\*Monolithic Active Pixel Sensor, or CMOS Pixel Sensor are used interchangeably in this talk without distinction


# Short review of the collaboration history

- Starting from 2010, common R&D efforts of MAPS for the  $e^+e^-$  collider experiments: *BES III upgrade, ILC/CEPC, BELLE II upgrade*

- Regular visits on both institutions and on-line meetings**

1、 The prototype of CMOS pixel sensor for the upgrade of BESIII-inner tracker





- ✓ Development of pixel detector ladder based on the MIMOSA28 sensors from IPHC
- ✓ common participation of beam test at DESY, to validate the ladder performance, space resolution, material budget, ...



Ref.: *NIMA924(2019)287-292, NIMA986(2021)164810*

2、 CMOS Pixel Sensors R&D for future  $e^+e^-$  colliders: *pixel sensor and double-sided ladder development*

Since 2015, four engineering runs have been shared with TJ 180 nm CIS process



2015: JadePix-1

2017: JadePix-2/MIC4

2020: JadePix-3

2022: JadePix-4/MIC5

## Physics program @ SuperKEKB with Belle II

- Thorough test of Std Model
- Direct/indirect search for New Physics
- Hadronic Physics

with billions of  $B\bar{B}, c\bar{c}, \tau\bar{\tau}$  pairs  
In "clean" environment of B-factory

⇒ The Belle II physics book  
[PTEP 12 \(2019\) 123C01](#)

- Based on accumulation of  $50 \text{ ab}^{-1}$  of  $e^+e^-$  at  $\sqrt{s} = M_{Y(4S)}$   
– requires instantaneous luminosity close to  $6 \times 10^{35} \text{ cm}^{-2}\cdot\text{s}^{-1}$




SuperKEKB collider implementing the nano-beam scheme @ high currents



High collision rate    High beam-induced bkg

## The Belle II experiment


- "classical" B-factory detector + enhanced features



### The vertex detector (VXD)

- Better vertexing ← lower boost
- Smarter tracking ← higher hit rate


- + Harsher radiation environment
- + Belle II trigger rate ~ 30 KHz



# VTX proposal

Proposed BELLE II VXT upgrade scheme

- 5 straight layers with **Depleted Monolithic Active Pixel Sensors**
- Identical chips on all layers: **Optimized BELle II pIXel (OBELIX) sensor**
- $\sim 1\text{m}^2$  silicon surface



From simulations	Belle II VTX
Spatial res.	$<10\text{-}15\mu\text{m}$
Total material budget Inner-outer layers	0.1 – 0.8 % $X_0$
Max hit rate	120MHz/cm <sup>2</sup>
Time precision	$<100\text{ns}$
Trigger (freq.) (delay)	30 kHz 5-10 $\mu\text{s}$
Rad. hard. (TID) (fluence)	$<100\text{ kGy/year}$ $<50 \times 10^{12} n_{\text{eq}}\text{cm}^{-2}/\text{year}$
Power	$<200\text{mW/cm}^2$




## Key sensor specifications:

- Pixel pitch:  $30\text{-}40\mu\text{m}$
- Integration time:  $\lesssim 100\text{ ns}$
- Power dissipation:  $\lesssim 200\text{ mW/cm}^2$


## OBELIX

- Tower 180 nm process
- Extension of TJ-Monopix2  
→ OBELIX sensor
- $<40\mu\text{m}$  pitch, 100 ns integration



# OBELIX (Optimized for BELle II pIXell)

- ❑ Developed from **TJ-Monopix2 sensor** (*Developed for ATLAS-ITK: [doi: 10.1016/j.nima.2020.164460](https://doi.org/10.1016/j.nima.2020.164460)*)
- ❑ Increase **active area** from 17x17 mm<sup>2</sup> to 15x29,6 mm<sup>2</sup>
- ❑ LDO implementation on lateral sides for **power drop compensation** on ladder
- ❑ Re-design digital periphery for handling **VTX trigger requirements** with additional features: TTT (Track Trigger Transmission) & PTD (Peripheral Time to Digital)
- ❑ Additional analog functionalities for improved **monitoring and safety** : Monitoring ADC, Temperature sensor, Power On Reset
- ❑ **Design collaboration:** IPHC, CPPM, HEPHY, KEK, INFN, University of Bergamo, University of Pavia, University of Pisa, University of Applied Sciences and Arts Dortmund, University of Bonn, University of Valencia
- ✓ With their expertise in MAPS, Chinese laboratories are **candidate** for Belle II VTX contributing in different development aspects, such as chip characterization or detector design.



# Physics requirements on the CEPC vertex detector

- Br (H → cc) is extremely sensitive to the vertex design
- Br (H → bb) is not really sensitive to the vertex design

Ref: ZG Wu, *Optimization on silicon detectors at CEPC, CEPC workshop 2019*

	Scenario A (Aggressive)	Scenario B (Baseline)	Scenario C (Conservative)
Material per layer/ $X_0$	0.075	0.15	0.3
Spatial resolution/ $\mu\text{m}$	1.4 - 3	2.8 - 6	5 - 10.7
$R_{in}/\text{mm}$	8	16	23

Table 3. Maximum  $\epsilon \cdot p$  value comparison for the  $Br(H \rightarrow c\bar{c})$  measurement.

	Scenario A	Scenario B	Scenario C
$\epsilon \cdot p$	$0.133 \pm 0.002$	$0.095 \pm 0.001$	$0.078 \pm 0.001$
	41%		-22%


$\sigma_{SP} < 3 \mu\text{m}$   
very difficult

Table 4. Maximum  $\epsilon \cdot p$  value comparison for the  $Br(H \rightarrow b\bar{b})$  measurement.

	Scenario A	Scenario B	Scenario C
$\epsilon \cdot p$	$0.925 \pm 0.001$	$0.914 \pm 0.001$	$0.900 \pm 0.001$
	1%		-1.5%


$H \rightarrow \tau\tau$  has similar analysis and results

$$\epsilon \cdot p = 0.095 \left(1 - 0.14 \frac{\Delta x_{\text{material}}}{x_{\text{material}}}\right) \left(1 - 0.09 \frac{\Delta x_{\text{resolution}}}{x_{\text{resolution}}}\right) \left(1 - 0.23 \frac{\Delta x_{\text{radius}}}{x_{\text{radius}}}\right)$$



Ref.: ZG Wu et al., *Study of vertex optimization at the CEPC, 2018 JINST 13 T09002*


# R&D for CEPC Vertex detector



pixel capacitance = 5 fF (@  $V_{bb} = -3 V$ )

## HR-CMOS pixel sensor

- **TowerJazz CIS 180 nm process**
- *Quadruple well process*
- *Thick (~20  $\mu m$ ) epitaxial layer with high resistivity ( $\geq 1 k\Omega \cdot cm$ )*
- *Thinning to 50  $\mu m$  proved*




© Rey, Hori

## SOI-CMOS pixel sensor

- **LAPIS 200 nm process**
- *High resistive substrate ( $\geq 1 k\Omega \cdot cm$ )*
- *Double-SOI / PDD-SOI layers available*
- *Thinning and backside process*
- *3D connection technology available*

## Towards Baseline Requirements: CMOS and SOI R&D in Synergy



Before 2020

CPV1/2/3 (SOI) + JadePix1/2/3 (CMOS) + MIC4 (CMOS) + TaichuPix1/2 (CMOS)

2020-2022

JadePix4/MIC5, TaichuPix3  
CPV4-3D

	Pixel size	Readout Scheme
JadePix-3	16 X 23.1 $\mu m^2$	Rolling shutter
CPV-4	17 X 21 $\mu m^2$	AERD
JadePix-4	20 X 29 $\mu m^2$	AERD
TaichuPix-3	25 X 25 $\mu m^2$	Column drain




# R&D for CEPC Vertex detector

2015      2016      2017      2018      2019      2020      2021      2022

## SOI pixel Compact Pixel for Vertex


Double-SOI process

CPV1



3×3 mm<sup>2</sup>

CVP2



SOI-PDD process

6×6 mm<sup>2</sup>

CVP3

CVP4-3D


## HR-CMOS pixel

Tower-Jazz CiS process

3×3.3 mm<sup>2</sup>

Sensing node study

JadePix1




Small pixel size, in pixel digitization and low power design

JadePix2

3.2×3.7 mm<sup>2</sup>



MIC4



10.4×6.1 mm<sup>2</sup>

JadePix3

JadePix4/MIC5


Fast readout, +time stamp (25ns)

TaichuPix1/2


TaichuPix3

## Ladder and prototype

Single-sided ladder with MIMOSA28 sensors, 0.39% $X_0$ /layer



Double-sided prototype




# FCPPL project: BELLE II vertex upgrade


- FCPPL collaboration proposal in 2023/2024 (approved)
- Common interests in **OBELIX design**:
  - Analog design → Critical issues in large area chip: Powering and Signal driving
  - Digital design → Data buffering and data transmission of low power
  - Digital on Top integration flow → Verification of complex design before tape-out

- Shared submission to Tower 180 nm process (Engineering Run)
  - 3/8 mask area for IHEP team (2 cm x 1.5 cm)
  - **JadePix-5 design** for CEPC R&D
  - Planed in Sep. 2024

- Discussion sessions have been launched on demand and Visit in person is foreseen during
  - Pixel 2024 workshop, Strasbourg, from 18 to 22 Nov. 2024




15 mm



JadePix-4 Layout

20 mm

8 mm




# JadePix-5

- The largest design of JadePix series
  - Pixel array 896 rows  $\times$  480 col.
  - Sensitive area 17.9 mm  $\times$  14.4 mm (86%)
- Functional blocks verified in JadePix-3/4
  - Sensing diode
  - Analog frontend
  - Pixel logic
  - AERD and DAC
- Optimizations on power distribution and signal driving
  - Voltage drop across the matrix
  - Signal transition on long metal lines
- Optimizations on peripheral readout
  - SRAM size and clock frequency


# Readout Architecture

- A major improvement: Rolling shutter (JadePix-3) → Hit-driven readout logic (JadePix-5)
  - **Faster by 3 orders of magnitude and remain the same low power**
  - Larger pixel size:  $20\ \mu\text{m} \times 30\ \mu\text{m}$
- Time stamp depends on how fast the hit information can be
  - registered in the pixel
  - and transferred out of Matrix




# Comparison of JadePix-3 and JadePix-5

- JadePix-3 targeting on smallest pitch of  $16\ \mu\text{m} \times 23.1\ \mu\text{m}$  for **spatial resolution**  $\sim 3\ \mu\text{m}$
- JadePix-5 targeting on **fast time stamp**  $\sim 1\ \mu\text{s}$ , improved by a factor of 100
  - Trade off between shaping time and amplifier current in the analog frontend
  - Hit-driven readout logic, occupied  $\sim 1/4$  pixel area



Pixel footprint:  
 1: Sensing diode  
 2: Analog frontend  
 3: Digital frontend  
 4: Hit-driven RO logic



	JadePix-3	JadePix-5
Pixel size	$16\ \mu\text{m} \times 23.1\ \mu\text{m}$	$20\ \mu\text{m} \times 30\ \mu\text{m}$
Time stamp precision	$98.3\ \mu\text{s}$	$\sim 1\ \mu\text{s}$
Average power	$< 100\ \text{mW}/\text{cm}^2$	$< 100\ \text{mW}/\text{cm}^2$
Pixel array	512 row $\times$ 192 col.	896 row $\times$ 480 col.
Mask area	$10.4\ \text{mm} \times 6.1\ \text{mm}$	$20\ \text{mm} \times 1.\ \text{mm}$

# Supply voltage distribution



- A major concern as JadePix-5 has a dimension of half full size (2 cm × 1.5 cm)
  - Voltage drop and ground bounce across the pixel matrix
  - Due to  $r_{\text{metal\_line}} = 40 \text{ mOhm/square}$
- Estimated by a simple model based on the actual pixel layout
  - Line width of TOP\_M = 5  $\mu\text{m}$
  - Pixel pitch = 30  $\mu\text{m}$
  - Load current in each pixel  $\sim 20 \text{ nA}$
  - 480 pixels in a row
  - Voltage drop on the center pixel 0.14 mV

$$\Delta V = \frac{n}{4} \left( \frac{n}{2} + 1 \right) I r \times \frac{\text{pitch\_x}}{d} = 0.14 \text{ mV}$$

Very low current/pixel

Smaller n in row-wise

- Detailed results will be given after power analysis



**Compensation of IR drop adopted in  
OBELIX design**


Ref: 2024 JINST 19 C04020

# Transition delay on long signal lines

## ➤ Control lines



- Driven from outside of pixel matrix
- Buffering with large cells in term of current and layout
- Verified with ELMORE delay mode and simulation
- **Fast transition time ~ 3 ns** (green line in the waveform)

2 cm long metal line,  $C = 4 \text{ pF/cm}$   
80 mOhm/square, line width = 0.28  $\mu\text{m}$



$$\tau_{\text{DN}} = \left(\frac{L}{N}\right)^2 (RC + 2RC + \dots + NRC)$$

$$= RCL^2 \frac{N+1}{2N} = 2.8 \text{ ns}$$




circuit simulation of control lines

# Transition delay on long signal lines

## ➤ Column bus lines


- Driven out of pixel matrix
- Buffering cells limited by layout area
- Insertion of Buftd4 **improved transition time** from 58 ns to 38 ns
- Verified by circuit simulation

## ➤ Pixel hits sent to end of column at this speed



JadePix-5 simulation results on ADDR[0]

Delay name	Delay time
D	9.8 ns
B	58 → 38 ns
C	8.3 ns
A	18.8 ns




Readout timing diagram of the AERD

Ref: NIMA 785 (2015) 61-79




# SRAM block size

- 15 SRAM blocks, as data buffer, receive **hit information** from pixel matrix
  - Poison distribution in time, 10 MHz hit/cm<sup>2</sup> on average
  - Evenly distributed in position
  - Each 1024×8b SRAM handle one matrix region (16 double-columns each region)
  - Numerical simulation results:  
Maximum usage < 30, Average usage 6




Typical SRAM usage at 10 MHz/cm<sup>2</sup> hit rate



Peripheral readout circuit (block diagram)

# Digital on Top integration flow

- There is a gap in terms of design methodology
  - IPHC team: **more advanced** Digital on Top flow is in regular use
  - IHEP team: **traditional** Analog on Top flow with digital implemented blocks
- Common interests for IHEP team to participate the **simulation and verification** of OBELIX design
  - Static Timing Analysis, supply voltage distribution, Power Analysis ...
  - Work together will help fill the gap both in terms of methodology and expertise



OBELIX floorplan and IR drop simulation of the matrix without regulator

Ref: 2024 JINST 19 C04020

# Summary

- Common R&D efforts of monolithic CMOS Pixel Sensor for the  $e^+e^-$  collider experiments since 2010
  - BES III upgrade, ILC/CEPC, BELLE II upgrade
- The IPHC team is a main participant of the VTX project for BELLE II upgrade, currently designing the OBELIX
  - The IHEP team is not yet a member of the VTX collaboration, but willing to work with the OBELIX design team for the preparation of next submission
- JadePix-5 will be submitted this year in a shared engineering run with IPHC team
- Common interests in addressing design challenges in terms of large area CMOS pixel sensors
  - Supply voltage distribution
  - Signal transition on long lines
  - SRAM and low power design
  - Verification with digital flow tools
- Plan to visit Strasbourg in Nov. this year

*Thank you for your time!*