


Waveform-TDC vs usual TDCs



Project goals & Design principles

- We developed a **multi-channel scalable acquisition system** (ASIC, boards, software) for **picosecond** time measurement using the new **WTDC** (Waveform Time to Digital Converter) concept integrated in the new **SAMPIC** ASIC:
- The inputs directly receive the (amplified) **analog signal** coming from the detector.
- It is sent to both:
 - a **discriminator** with programmable threshold
 - an **analog memory** driven by a **Delay Line Loop** whose total delay is servo-controlled to the clock period of a **timestamp counter**.
- The discriminator output :
 - catches the state of the counter output: **coarse** timestamp (down to 6.4 ns steps)
 - catches the state of the DLL, giving a **medium** precision (down to 100 ps steps)
 - stops the waveform sampling which will give a **few ps** time precision after **interpolation** of the analog samples.

Applications

- All the new fast (photo)detectors: MCP-PMTs, diamonds, APDs, SiPMs , LGADs, ...
- Test benches for fast detector characterization, TOF detectors, particle identification, pile-up rejection, TOF-PETs, muon detectors, ...

Project schedule

- Project started in **January 2012**. **May 2013**: submission of **SAMPIC_0**, demonstrator ASIC for technology evaluation & validation of the WTDC principle..
- November 2014**: submission of **SAMPIC_V1** with a few bug corrections and new design of the analog sampling cell => better linearity and dynamic range
- November 2015**: submission of **SAMPIC_V2** with advanced features (input block, 16-bit timestamp, gated trigger coincidence, independent channel ADCs, TOT measurement & filter ...)
- November 2016**: submission of **SAMPIC_V3** with a few bug corrections and addition of other advanced features (self calib, ping-pong, channel chaining, trigger multiplicity, smart posttrig, ...)
- December 2017**: submission of **SAMPIC_V3D** with the last corrections. **1400 chips produced**.





Main results

- The chip is fully functional** (SPI interface, waveform sampling, triggering, time stamping, 1.3GHz Wilkinson ADCs, readout (up to 240 MHz => 3Gbits/s), self time calibration ...)
- ~10 mW / channel**
- Sampling rate from **0.8 to 8.5 GS/s**
- >> 1 GHz** analog bandwidth
- Input range **~ 1 V**
- Noise **~ 1mV rms** => **~ 10-bit rms**
- dynamic range**
- Conversion ranges from **7 bits (100ns)** to **11 bits (1.6µs)**
- TOT measurement and filter** between **2.5 and 700 ns**.

- Single channel time resolution:**
~ 3.5 ps rms







The SAMPIC ASIC

- 16 single-ended channels**:
 - Independent and self triggered (or Central Majority Trigger, or External Trigger)
 - 64 analog sampling cells/ch
 - One 11-bit ADC/ cell (total : 64 x 16 = 1024 on-chip ADCs)
- One common 12-bit Gray counter** (@ 160MHz) for coarse time stamping
- One common servo-controlled DLL**: (from 1,6 to 10 GS/s) for medium precision timing & analog sampling
- One common 11-bit Gray counter** running @ **1.3GHz** and used for the massively parallel Wilkinson ADC conversion (**7 to 11 bits**)
- Several trigger modes** available, including majority trigger
- Integrated TOT measurement & Filter ***
- Integrated smart readout**: 12-bit LVDS readout bus (running up to 240 MHz)
- SPI Link** for register
- Technology**: **AMS 0.18µm CMOS**, now moving to **TSI 0.18µm**
 - Mixed analog/digital design
 - Low cost, low leakage
 - High end technology
- Size**: **8 mm²**
- Package**: **128-pin QFP**, pitch of **0.4mm**









Performance Summary




	AMS CMOS 0.18µm	Unit
Technology	AMS CMOS 0.18µm	
Number of channels	16	
Power consumption (max)	180 (1.8V supply)	mW
Discriminator noise	2	mV rms
SCA depth	64	Cells
Sampling speed	0.8 to 8.5 (10.2 for 8 channels only)	GPS
Bandwidth	>> 1	GHz
Range (unipolar)	~ 1	V
ADC resolution	7 to 11 (trade-off time/resolution)	bits
SCA noise	< 1	mV rms
Dynamic range	> 10	bits rms
Conversion time	0.1 (7 bits) to 1.6 (11 bits)	µs
Readout time / ch @ 2 Gbit/s (full waveform)	< 450	ns
Single Pulse Time precision before correction (4.2 to 8.5 GS/s)	< 15	ps rms
Single Pulse Time precision after time INL correction (4.2 to 8.5 GS/s)	< 3.5	ps rms



Time Difference Resolution Measurements




Time Over Threshold Measurements



The SAMPIC module & DAQ Systems

- Plug and play philosophy**
- Motherboards housing 1 to 4 mezzanines
 - 16-, 32-, 48- and 64-channel** systems
- New **64-channel board**
- 256-channel** mini-crate soon available
- Portable data readout
- Acquisition software with GUI** for measurements, calibration & data display
- Includes timing extraction algorithms
- Special visualization for **WTDC mode** (waveforms are located on the display at their real time location) **USB and UDP DAQ** (Copper / Optical link)

New SAMPIC modules (desktops & VME boards) will soon be developed by CAEN



* The **TICAL** ERC project (grant number 338953 from EU; PI: Paul Lecoq) has also contributed to the developments of the TOT features integrated in the chip