



# The TIMESPOT project

## A System Approach to 4D tracking

Adriano Lai

INFN – Sezione di Cagliari – Italy




# Outline

1. Why 4D ? Why timing?
2. Aim and Structure of the project: organization in Work Packages
3. Why 3D sensors ?
4. 2018 activity and first results
  - a. Progress on sensor developments
  - b. Progress on front-end electronics
  - c. Progress on algorithms for real-time tracking
4. Perspective
5. Conclusion



# The problem of tracking at HI-LUMI colliders and posed requirements

## LHC upgrade program




It is a NEAR future

Phase 1

Phase 2


# CMS and ATLAS Phase2: Timing Layers.

Both experiments are aiming at an upgrade in **Inner Tracking** systems , but high pile-up ( $O(100)$ ) merges vertices even after upgrades, causing important inefficiencies in Primary Vertex (PV) identification (around 15%)




**Calorimeters: precision timing**

- High energy photons in ECAL (barrel)
- Photons and high energy hadrons in HGCAL (endcap)



**New MIP Timing Detector (MTD) just outside the tracker**


- MIP timing with 30 ps precision
- Acceptance:  $|\eta| < 3.0$  and  $p_T > 0.7$  GeV in the barrel,  $\sim p > 0.7$  GeV in the endcap




- Coarser space resolution w.r.t. trackers (power and number of channels saving)
  - Use measurement of track path length and momentum to determine time-at-vertex for the track
  - Pick timing layer hits by means of tracking, integrating timing layer hits into 3D Kalman
  - Filter
  - Back propagate smoothly to tracker, using a higher-dimensions KF with timing information
- Timing used at trigger and/or analysis level

# CMS and ATLAS Phase2: Timing Layers.

Both experiments are aiming at an upgrade in Inner Tracking systems , but high pile-up (O(100)) merges vertices even after upgrades, causing important inefficiencies in Primary Vertex (PV) identification (around 15%)



**Timing layers should take back inefficiencies to the level of Phase1 (1-2%)**




The LHCb experiment has a slightly different time-scale for the upgrade. It will reach  $2 \times 10^{34}$  in luminosity after LS4 (year 2030)

Studies on physics performance using a non-upgraded detector show a dramatic drop in performance, which can be (only partially) recuperated increasing (x4) the granularity of the vertex detector (or adding time information to pixels)

Moreover, LHCb requirements in radiation hardness, are  $\approx$  x10 those of ATLAS/CMS Phase2

# Timing Layers, are they sufficient?




An important channel of activity in the LHCb physics program requires an accurate measurement of lifetime in B and C meson decays

Incorrect PV identification dramatically spoils the lifetime measurement

To keep the PV reconstruction performance at the due level about **6 ps time resolution per track** must be kept

Correspondingly, at least **200 ps per pixel** are required: timing **INSIDE** the tracker





# Beyond LHC Hi-Lumi?

	LHC ALICE ITS	CLIC	HL LHC Outer pixel	HL LHC Inner pixel	FCC pp
<b>NIEL</b> ( $n_{eq}/cm^2$ )	$10^{13}$	$< 10^{12}$	$10^{15}$	$10^{16}$	$10^{15} - 10^{17}$
<b>TID</b>	$< 3$ Mrad	$< 1$ Mrad	80 Mrad	1 Grad	40 Grad
<b>Hit rate</b> (MHz/cm <sup>2</sup> )	10	$< 0.3$	100-200	2000	200-20000



**General specifications for a vertex detector of the next generation (Hi-Lumi and beyond)**

- Space resolution:  $\approx 10 \mu m$  (pixel pitch  $\approx 50 \mu m$ )
- Radiation hardness:  $10^{16}$  to  $10^{17}$  1 MeV  $n_{eq}/cm^2$  (sensors) and  $> 1$  Grad (electronics)
- Time resolution: 100 ps per pixel or better ( $< 10$  ps per vertex)
- Data rates of the order of  $n \times Tb/s$  to be handled (real-time?)



**TIME & SPace real-time Operating Tracker**



# Structure, organization and objectives of the project

## Main target:


Develop and realize a demonstrator consisting of a complete and simplified tracking system, integrating about 100-1000 read-out channels (pixels), satisfying the following characteristics:

- Space resolution:  $O(10 \mu\text{m})$
- Radiation hardness:  $> 10^{16} \text{ 1 MeV } n_{\text{eq}}/\text{cm}^2$  (sensors) and  $> 1 \text{ Grad}$  (electronics)
- Time resolution:  $< 100 \text{ ps}$  per pixel (target  $\approx 30 \text{ ps}$ )
- Real time track reconstruction algorithms and fast read-out (data throughput  $> 1 \text{ TB/s}$ )

## Activities are organized in 6 work packages:

P.I. : A. Lai, Cagliari

2018

- 
1. **3D silicon sensors**: development and characterization (GF. Dalla Betta Trento)
  2. **3D diamond sensors**: development and characterization (S. Sciortino Perugia)
  3. Design and test of **pixel front-end** (V. Liberali Milano)
  4. Design and implementation of **real-time** tracking algorithms (N. Neri Milano)
  5. Design and implementation of **high speed** readout boards (A. Gabrielli Bologna)
  6. System **integration** and tests (A. Cardini Cagliari)

Sezioni INFN: Bologna, Cagliari, Genova, Ferrara, Firenze, Milano (+Bergamo), Padova, Perugia, Torino, TIFPA.

$\approx 60$  heads,  $\sim 20$  FTE. People from **LHCb, ATLAS, CMS + others**

1. Why 4D ? Why timing?
2. Aim and Structure of the project: organization in Work Packages
3. Why 3D sensors ?
4. 2018 activity and first results
  - a. Progress on sensor developments
  - b. Progress on front-end electronics
  - c. Progress on algorithms for real-time tracking
4. Perspective
5. Conclusion



## PROS

- Un-matched radiation hardness<sup>(1)</sup>
- Already used technology<sup>(2)</sup> for vertex detectors
- Strong mitigation of Landau fluctuation by geometry
- Extremely fast signal: optimal potentiality for timing<sup>(3)</sup> (not yet exploited!) → optimization by design

## CONS

- Fabrication complexity and cost (w.r.t planar standard technology)
- Geometric inefficiency (~blind electrodes) → tilt<sup>(2)</sup> or stagger

- (1) J. Lange et al, *Radiation hardness of small-pitch 3D pixel sensors up to a fluence of  $3 \times 10^{16} n_{eq}/cm^2$* , 2018 JINST 13, P09009.
- (2) C. Da Via et al., *3D Silicon Sensors: Design, large area production and quality assurance for the ATLAS IBL pixel detector upgrade*. NIMA, vol 694 Dec. 2012.
- (3) S. Parker et al., *Increased Speed: 3D silicon Sensors; Fast Current Amplifiers*, IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 58, NO. 2, APRIL 2011.



**Charge deposition distance is decoupled from electrode distance**



# Conclusions

Simone Gennai\*  
on behalf of the ATLAS and CMS Tracker Groups



- **Several test beams have been made in 2018**
  - large effort of a small crew!
- **Collected a large set of data**
  - 3D and planar sensors
    - 50x50, 25x100
  - before / after irradiation
- **Irradiation dose very near  $1e16$   $n_{eq}/cm^2$** 
  - FNAL test beam analysis revealed that we should not be far from the center of the beam in the LIN FE area.
- **Efficiency after irradiation are compatible with those before irradiation already at moderate voltage even at high irradiation dose**
  - everywhere **below 150 V**

	25x100 3D (0 deg)	50x50 3D (0 deg)
July (before irradiation)	97,3	98,6
October (after irradiation)	96,6	97,5



G. Kramberger \*

50x50  $\mu\text{m}^2$   
ad-hoc test structure  
Slightly different from FBK



\*TREDI 2019 – February

## Conclusions

- ▶ Timing in small cell 50x50  $\mu\text{m}^2$  3D detectors was measured and simulated.
- ▶ Very good agreement between simulated and measured results was found, within 10%, which validates simulation.
- ▶ Contribution to the timing resolution due to different hit positions (disuniformity) is found to be comparable to landau fluctuations in LGAD at high gain:
  - For multi-cell operation the resolution of 20 ps at  $-20^\circ\text{C}$  temperature is predicted.
  - Single cell 50x50  $\mu\text{m}^2$  detector (1E) time resolution depends mainly on applied voltage –  $\sim 30$  ps at  $>100$  V and  $-20^\circ\text{C}$

# 3D silicon sensors

## A “geometric” sensor

$$\sigma_t^2 = \sigma_{\text{Jitter}}^2 + \sigma_{\text{Time Walk}}^2 + \sigma_{\text{Landau Noise}}^2 + \sigma_{\text{Disuniformity}}^2 + \sigma_{\text{TDC}}^2$$

Sensor+electronics


$$\sigma_t = \frac{\sigma_n}{\left. \frac{dV}{dt} \right|_{V_T}}$$

Sensor.

3D has “in-time”  
δ-rays by geometry

Sensor layout:  
geometry

$V_{\text{bias}} = 100 \text{ V}$







3D Sensor layout is a key for its performance

# Simulations and sensor Design 2D-based “Ramo maps”

$$I_{induced} = qv \cdot E_w$$

A. Loi – INFN Cagliari




*Trench-shaped geometry*

1. Why 4D ? Why timing?
2. Aim and Structure of the project: organization in Work Packages
3. Why 3D sensors ?
4. 2018 activity and first results
  - a. Progress on sensor developments
  - b. Progress on front-end electronics
  - c. Progress on algorithms for real-time tracking
4. Perspective
5. Conclusion

# Trench geometry and Tools for full-3D simulation

- Total charge deposit for MIP  $\approx 2$  fC
- Full depletion @ less than 100 V
- $55 \times 55 \mu\text{m}^2$ : TIMEPIX family-compatible pitch




<https://github.com/MultithreadCorner/Tcode>

## Induced current signal simulation:

1.  $dE/dx$  detailed physics for MIP (Geant4)
2. Detailed E field and mobility maps (e.g. TCAD)
3. Induced signal evolution (carrier transport):
  - Sentaurus TCAD: > 30 h\* for 1 signal and no secondary particles on a 24-cores machine.
  - (Custom) TCODE: < 1 min for full simulation.

*\*with very accurate and clever meshing*







# Signals: 2D on yz cut (TCAD)

(simplification for processing-time reasons)

9 days 13 hours




# Signals: full-3D model. "Statistics"




**50 tracks.**  
**Induced current signals**  
**calculated by TCODE.**  
**(Input to F/E Electronics model)**



Current Signals



Integrated Charge



A. Contu, A. Loi – INFN Cagliari




```
Start with Random Geant4 Simulation Nm: 49
Mip crossing throug:108.661 8.43946 8.67362e-16With 18018 Particles
Simulation saved On file: /home/angelo/Desktop/projectWF/output/signal_Nm_49.txt

Start with Random Geant4 Simulation Nm: 50
Mip crossing throug:89.7812 14.0412 8.67362e-16With 28566 Particles
Simulation saved On file: /home/angelo/Desktop/projectWF/output/signal_Nm_50.txt


Total simulation Time in single thread mode: 6003 seconds
```



**50 tracks**  
**Induced current signals calculated by**  
**TCODE**  
**(input to F/E electronics model)**  
**1h40' in ST (Intel® Xeon® CPU X5450 – 10 GB RAM)**  
**1'40" on a gaming laptop in MT**  
**2-3 months on TCAD (estimate)**




A. Contu, A. Loi – INFN Cagliari



**Opposite electrode capacitance**

**Inter-pixel capacitance**



**Discarded after technology tests**

G.T. Forcolin - INFN TIFPA

**Choice for minimum capacitance (compatible with good E field uniformity and established design rules): 40  $\mu\text{m}$ , 2  $\mu\text{m}$  poly, thin metal poly**



### 3D trenched geometry is a new technology !!!

Some attempts on hexagonal trenches ad CNM (2013)\*:  $\approx$  Working, but very high leakage current  
→ Tests @ FBK from July to December 2018.

#### “Simulation” of litho process

1. Oxidation
2. Definition and attack of ohmic trenches (Deep Reactive Ion Etching)
3. Deposition of poly-Si on ohmic trenches
4. Definition of poly-Si on ohmic trenches
5. Definition and attack of junction trenches (DRIE)
6. Deposition of poly-Si on junction trenches
7. Definition of poly-Si on junction trenches
8. TEOS deposition
9. Opening of contacts
10. Metal deposition and definition


#### Results

Litho trenches:

750 nm Oxide + 6  $\mu$ m Vacuum bake Resist + DRIE:  
→ yield 100%

Optimized recipe:

for DRIE: 160  $\mu$ m (ohmic) and 135  $\mu$ m (junction)  
for poly: 3000 nm




\*A. Montalbano et al., NIMA 765 (2014), 23



# Trenches

## After poly dep (wrong attempt)




M. Boscardin – FBK



**Final choice:**  
**Diode trench: 6  $\mu\text{m}$  x 135  $\mu\text{m}$**   
**Bias trench: 6  $\mu\text{m}$  x 160  $\mu\text{m}$**

# 1<sup>st</sup> wafer prototypes and fabrication issues

M. Boscardin – FBK




**Low mechanical yield**  
**Wafers tend to break !!**

- **Mechanical stress.**
- **Wafer bowing**
- **Frequent breaking after attack and filling of ohmic trenches**


# New strategy for wafer layout

M. Boscardin – FBK


- Improved version (sparser modules)
- Not very suitable for mass production



After fabrication of test structures, the 1<sup>st</sup> batch run (12 wafers) has started mid of January




Wafer bowing highly mitigated





# Production reticle for first production Final layout



# Wafer production: 1<sup>st</sup> sensor batch

**Process Program**

Process.Program : MCSVUSER:TIMESPOT18.LAYER  
 Comment :  
 Created : 19-05-04 14:08:48 Updated : 19-01-28 10:52:39

[mm] -70 -50 -30 -10 10 30 50 70



Map View

Wafer Size : 150 [mm]  
 Step Pitch X : 29270.0 [um]  
 Y : 38600.0 [um]

Exposure Method : Normal  
 Exposure Dose : 300.0 [msec]  
 Focus Offset in Exposure : 0.0 [um]

Alignment Method : EGA  
 Alignment Sensor : Search LSA  
 g-EGA LSA  
 t-EGA FIA  
 D/D LSA

F6 Basic F7 Reticle F8 Align. F9 ShotMap F10 Exp.Cond. F11 Option F13 Quit F14 Exit



**Started ~ January 15th**  
**11 testable structures per wafer**  
**12 wafers to be produced (6 inches)**  
**Completion: ~ May 2019**



Firenze, Perugia

## Silicon vs Diamond in radiation detection

	Silicon	Diamond
Bandgap [eV]	1,12	5,47
Breakdown Field [MV/cm]	0,4	20
Intrinsic Resistivity@R.T. [ $\Omega$ cm]	$2,3 \times 10^5$	$> 10^{11}$
Intrinsic Carrier Density [ $\text{cm}^{-3}$ ]	$1,5 \times 10^{10}$	$10^{-27}$
Dielectric Constant	11,9	5,7
Electron Mobility	1350	1900-3800
Hole Mobility	480	2300-4500
Saturation Velocity	$1 \times 10^7$	$2,7 \times 10^7$
Displacement Energy [eV/atom]	13-20	43
Thermal Conductivity [ $\text{W cm}^{-1} \text{K}^{-1}$ ]	1,5	20
Energy to create e-h pair [eV]	3,62	11,6 - 16
Radiation Length [cm]	9,36	12,2
Energy Loss for MIPs [MeV/cm]	3,21	4,69
Aver. Signal Created / 100 $\mu\text{m}$	8892	3602

Higher-Field operation

lower leakage current


faster signal

radiation hardness

heat dissipation

lower signal

Already realized with success for dosimetric applications (3Dose – CSN5)








- Very promising characteristics for timing
- Lower signal can be partially compensated by larger thickness
- S/N ratio still favourable
- 3D structure decreases collection time and capture probability by defects

**TIMESPOT plan:**  
Realize a silicon-geometry-compatible device and read-out it with the same pixel electronics, changing only the very first stage (programmable impedance and gain)




A. Morozzi – INFN Perugia

Experimental Set-up:  $^{90}\text{Sr}$  source  
( $\approx$  MIP generated charge)



$\sigma_t$  (measured)  
 $\approx 240$  ps  
(strips of  
columns: high  
C, high noise)




L. Anderlini – INFN Firenze

Moreover:

- Optimization of column distribution (field uniformity and CCE)
- Optimization of column aspect ratio (R vs C trade-off)
- Optimization of sensor geometry (idea to realize trenches: post-poned to results on columns)
- Many inputs from Perugia to 3D Silicon modelization activities

## The key to success (or failure)




The problem is graphite(zation), not diamond



Typical column resistance  
 $\sim 100\text{-}10\text{ k}\Omega$

S. Lagomarsino et al., Diamond Relat. Mater., 43:23-28, 2014.


Other groups (Oxford\* 2014) demonstrated that electrode resistivity can be considerably lowered from some  $\Omega\text{ cm}$  to  $0,022\ \Omega\text{ cm}$  by removing optical aberrations in laser focusing during the graphitization process.



\*Oxford, Manchester, Ohio Universities – the world best in this field – use a setup costing as much as the complete TIMESPOT budget ;-))




TIMESPOT proposes an alternative technique for correcting aberrations at a much lower cost than the real-time adaptive wave-front control

TIMESPOT starting point (April 2018):  $R = 53\text{ k}\Omega$ ,  $\rho = 2.35\ \Omega\text{cm}$



$$\sqrt{5}(6\rho^4 - 6\rho^2 + 1)$$


Zernike polinomials




- A deformable mirror (mexican hat shape) can compensate for aberrations
- Theoretically the shape depends only on  $\rho$
- Practically depends on many other critical (and nasty) parameters as alignment, tilting and temperature variations



## New system (Nov 18)




50x objective, large NA (0.67), 4f system, PI linear stages, He-Ne laser pointer



- stabilization in temperature of the deformable mirror
- optimization of the deformable mirror configuration
- timing measurement setup (new boards with aperture)
- columns at different energy per pulse and focus displacement velocity


The optimal configuration of the mirror is "learned" on a diamond specimen of variable depth

L. Anderlini, S. Sciortino – INFN Firenze



L. Anderlini,  
S. Sciortino  
INFN Firenze

Laser beam @ 0.7 $\mu\text{J}$	without correction			with correction			
	Growing speed ( $\mu\text{m/s}$ )	R (k $\Omega$ )	diam. ( $\mu\text{m}$ )	$\rho$ ( $\Omega\text{cm}$ )	R (k $\Omega$ )	diam. ( $\mu\text{m}$ )	$\rho$ ( $\Omega\text{cm}$ )
20		417	5.9	2.07	150	5.6	0.67
10		370	4.8	1.22	196	5.75	0.92
10		–	–	–	168	6.43	0.99





Results are very positive (a factor  $\sim 2$  is gained in R, column quality has visibly improved)

Still far from the target ( $\rho \approx 0.05 \Omega\text{cm}$ )

Some gain margin with the present setup (additional factor 2-5?)

Is our low-cost setup basically inadequate?




I-V

# Outline

1. Why 4D ? Why timing?
2. Aim and Structure of the project: organization in Work Packages
3. Why 3D sensors ?
4. 2018 activity and first results
  - a. Progress on sensor developments
  - b. Progress on front-end electronics**
  - c. Progress on algorithms for real-time tracking
4. Perspective
5. Conclusion




- Pixel ROC for 4D tracking require a binary readout (with high resolution in time) and one TDC per pixel (or group of pixels)
- The first approach is to rescale a classic circuit (CMS RD53 style) to our purposes, adding a TDC per pixel



# 1<sup>st</sup> prototype chip

(submitted end of October, dies back ~ **NOW**)


- Main purpose: gain confidence on 28-nm CMOS and test technology performance.
- All cells are kept independent and directly accessible from external pins (with a few exceptions)  
→ strongly pad-limited



In the next version/submission a  $\approx 20 \times 20$  matrix of pixel ROC is possible


# WP3: chip test preparation

## 1 PCB test, 3 bonding schemes




### External frame:

- LVDS
- CSA + discriminator
- TDC CTS
- OPAMP



### Internal frame (TDC side):


- LVDS
- CSA + discriminator
- TDC TAP



### Internal frame (DAC side):

- DAC
- OPAMP


V. Liberali – INFN Milano



75 μm traces !!


PCB & Bonding by Milano INFN lab

file March 25th 2019





# Input stage, CSA (1)

- Output voltage proportional to input charge
- Constant peaking and falling times for better timing (no CR-RC<sup>n</sup> shaping)
- Low noise
- Krummenacher (active) filter: DC current compensation of input leakage current (critical?)
- Programmable input MOST current (this prototype)
- Cascodes can be switched on/off to improve S/N ratio (this prototype)



L. Piccolo – INFN Torino



# Input stage, CSA (2)





table @  $C_s = 150$  fF

Gain	199.2	mV/fC
$T_{pk}$	11.86	ns
$\sigma_N$	2.63	mV
SNR	95	
ENC	82	e <sup>-</sup>
Jitter = $\sigma_N/V_r$	62*	ps
*Consumption	2	$\mu$ A
Area (LE D. incl.)	37x14	$\mu$ m <sup>2</sup>




# Input stage, minimum $\sigma_{jitter}$ (circuit simulation output)



In view of the submission of the next version, we are already studying other readout schemes than the CSA (transimpedance or **non linear** input stages)

# WP3: input stage layout




single channel core cell charge injection bias cell


- 8 channels integrated
- Core channel consists in a CSA and a Leading Edge discriminator with offset compensation
- Whole cell sizes  $60\mu\text{m} \times 150\mu\text{m}$  (core cell area =  $14 \times 37 \mu\text{m}^2$  without special care on area optimization)

# High-resolution TDC

- The (two) TDC designs are based on a “ALL digital fully-synthesizable design”\*
- The DCO is **standard-cell** based
- DCO is enabled only on the occurrence of a hit for lower noise and consumption



S. Cadeddu – INFN Cagliari



Master Clk	40	MHz
Resolution (LSB)	50	ps
Resolution(rms)	15	ps
NOB	10	bits
<b>Area</b>	<b>20X15</b>	$\mu\text{m}^2$
<b>Power (conversion)</b>	<b>1.9</b>	mW
Power (stand-by)	11	$\mu\text{W}$

\*S. Cadeddu et al., High Resolution Synthesizable Digitally Controlled Delay Lines, IEEE TNS vol 62 No. 6, Dec 2015

# Concept for a 2<sup>nd</sup> prototype


**Total Maximum area**  
**1.5x1.5 or 3x1.5 mm<sup>2</sup>**  
**(mini@sic)**

**Pixel area  $\approx 24(48) \times 24 \times 55 \mu\text{m}^2$**

**Biasing and readout I/F**

**To be tiled on sensors**

**Possible submission(s):**  
**November 2019**  
**April 2020**




**Possible test structures**

1. Why 4D ? Why timing?
2. Aim and Structure of the project: organization in Work Packages
3. Why 3D sensors ?
4. 2018 activity and first results
  - a. Progress on sensor developments
  - b. Progress on front-end electronics
  - c. Progress on algorithms for real-time tracking
4. Perspective
5. Conclusion



Our strategy is to follow the RETINA project approach (1), adding time information into the algorithm structure (2)

RETINA project concept





**RETINA concept:** The detector geometry defines a set of possible tracks. A possible track corresponds to a cellular unit. Any point “seen” by the detector can be associated a weight, according to its distance from the track hypothesis. The algorithm finds tracks as maxima in weight in the track space.

**TIMESPOT concept:** track points are substituted by stubs.

Each cellular unit can be processed in parallel. The algorithm can also be executed on commercial (powerful) FPGA.


(1) A. Abba et al., Simulation and performance of an artificial retina for 40 MHz real time track reconstr., JINST 10 (2015) no 03, C03008  
 (2) Neri N. et al., 4D fast tracking for experiments at high luminosity LHC, JINST 11 (2016) no. 11, C11040

## Milano




### Algorithm steps:

1. Identify stubs i.e. couples of hit in adjacent planes compatible in space and time with tracks from the bunch interaction area;
2. Distribute the stubs in parallel to the Engines;
3. Engines identify tracks from clusters of stubs with similar parameters.




Sensor area =  $6 \times 6 \text{ cm}^2$   
 pixel size =  $55 \times 55 \mu\text{m}^2$   
 thickness =  $200 \mu\text{m}$   
 time res  $\sigma_t = 30 \text{ ps}$



Stub algorithm tested by simulation on a LHCb-like vertex detector:

- 12 planes of silicon vertex detector
- Pilup = 40
- 1200 tracks/event
- Interaction region of gaussian shape ( $\sigma_z = 5 \text{ cm}$ ,  $\sigma_t = 167 \text{ ps}$ )

Mis-association vs vertex time resolution



M. Petruzzo – INFN Milano

The 4D fast tracking algorithm has also been in FPGA on a custom board (1):

Two Xilinx Virtex Ultrascale FPGAs

High-speed optical transceivers → up to 1 Tbps input data rate per FPGA

One Xilinx Zynq FPGA

(1) M. Petruzzo et al., A novel 4D finding system using precise space and time information of the hit, TWEPP 2018

ATLAS TDAQ


FPGA FW

- 4 x 1.28 Gb/s lanes
- 5.12 Gb/s**
- RD53A/FEI4 emulator
  - $\approx 6 \times$  RD53A
  - $\approx 175 \times$  FEI4

*The emulator itself can generate data 10 times faster, if not limited by the PCIe bandwidth*

Driver SW

- **3.2 GB/s** PCIe
- 1.6 GB blocks** transferred at a time



F. Alfonsi, G. D'Amen, A. Gabrielli – INFN Bologna

## Three level of testing during the development of the demonstrator:

1. Develop minimal read-out chains (from TDAQ architecture) for Low-performance testing procedures (simple, low cost FPGA systems) → in preparation
2. Use the ATLAS TDAQ emulator for RD53 to generate events with a realistic data format to test real-time algorithms → on going with Milano
3. Use the ATLAS TDAQ as a test-bench for the TIMESPOT prototypes → this year




# WP6: Test preparation in labs and test-beams

Cagliari, Genova, Padova (LNL), Trento...


## Preparation of wafer tests in the labs (short term – Spring-Summer 2019):

1. Trento: first tests (automatic and manual tests) on 3D wafers
2. Cagliari: manual tests under probe station with IR laser and confocal microscope (devices already purchased, under preparation)
3. Torino & Padova: sharing of manual test under PS (setup ready)
4. Cagliari & Genova: preparation of active probe for pixel time response under laser scan
5. Padova (LNL): use of  $\mu$ Beam facility for detailed pixel scan with 1.8 MeV protons (see next slide)



## Preparation of device tests with MIPs under test beam (medium term – Fall-Winter 2019):

1. Preparation of a time-tagger using MCP (almost completed in Cagliari, ~ 15 ps time resolution measured with cosmics).
2. Test-beam test of simple structure (wire bonding)
3. Bonding to TIMEPIX (ADVACAM?) or VELOPIX (LHCb) after temp metal removal → most sensor characteristics testable but timing
4. Test beam with telescope (PSI – already booked October 2018)
5. Fermilab? DESY? (CERN is on shutdown!)



A. Cardini, M. Garau – INFN Cagliari

## During 2019:

- Set-up of test-benches and tests on first prototypes (sensors and electronics)
- Test beams for complete characterization of devices

## End 2019 – beginning 2020

Submission of second prototypes

## During 2020:

Set-up and tests of demo system

TIMESPOT is financed till the end of 2020.

Clearly, three years will not be sufficient for a final answer.

If TIMESPOT is “successful enough”, a kind of TIMESPOT-II must be invented – hopefully at an international level

# Summary

- The TIMESPOT project aims at realizing a complete **demo-vertex-detector** with time-resolved events and real-time reconstruction
- Results on developments concerning the activities of its first year (**2018**) have been illustrated
- Year **2019** will be a decisive year for TIMESPOT: results on its first prototype batches of sensor and electronics will be obtained and evaluated.
- In the meantime, we are already starting to envisage a possible extended prosecution of our project

## THANK YOU