

hipeCTA: High Performance Computing for CTA

CTA Réunion de groupe, 19/12/2018

Jean Jacquemier, on behalf of the hipecTA team:
J. Jacquemier, T. Vuillaume, P. Aubert, G. Maurin



Technology Scaling Trends *(running out of steam on every front!)*




Figure courtesy of Kunle Olukotun, Lance Hammond, Herb Sutter, and Burton Smith


- Make the most out of the capabilities of modern CPUs
 - vectorization
 - SIMD process multiple data elements at the same time, with a single instruction.
 - data prefetching techniques
 - CPU automatically fetches instructions or data from their original storage in slower memory to a faster local memory before it is actually needed

ctapipe + hipeCTA



ctapipe will be **glue** between various components.

Provides common APIs and user interfaces
packaging, etc.




hiPeCTA

- uses vectorization and makes the most of data prefecting
 - R0 to DL1: Calibration , integration , cleaning, hillas parameters
 - It is developed to be used under the ctapipe framework.
 - Same functions API, unit tests based on ctapipe comparison
- HiPeRTA
 - Real time analysis
 - share code/algorithms with HiPeCTA



hiPeDATA

- a vectorization ready data format.
 - memory access patterns designed to make the most of data prefetching
 - Contiguous data, Cache Friendly
- proposed to CTA
 - Being benchmarked vs other formats



Computing performance benchmarks

- From hard drive (~100 MB/s max)

Format\Software	ctapipe	hipeCTA
simtel	~130hz (36 MB/s)	~196hz (54MB/s) *
hipedata	~165hz (45 MB/s)	~350hz (98MB/s)

*limited speed factor because of required copy data to 1, 2 or 3D aligned numpy array

- From RAM (DDR4) : target = RTA

Format\Software	ctapipe	hipeCTA	
simtel	~185hz	~370hz *	← I/O bound
hipedata	~280hz	~6300hz	← CPU bound

Note: 1hz = 1 image/s R0 → DL1