




# The ALICE Inner Tracking System Upgrade and future plans

Vito Manzari (INFN Bari, vito.manzari@cern.ch)

*Eol document, Dec 2018, submitted to European Strategy for Particle Physics Preparatory Group (arXiv: 1902.01211)* 

ALICE-PUBLIC-2018-013 https://cds.cern.ch/record/2644611







**INFN Bari** 

### > ALICE LS2 Upgrade

### LS2 Inner Tracking System Upgrade (ITS2)

- Motivations
- Detector layout
- ALPIDE: Monolithic Active Pixel Sensor
- Main components and material budget

### > Concepts for a future fast and lightweight heavy-ion detector

- Motivations
- Design guidelines
- Vertex detector
- New MAPS sensor
- Roadmap

### ALICE Upgrades in LS2 (2019-2020) – Layout and key systems



Istituto Nazionale di Fisica Nucleare

#### New Inner Tracking System (ITS)

Novel MAPS technology

- CMOS Active Pixel Sensors
- → improved resolution, less material, faster readout

#### New Muon Forward Tracker (MFT)

- CMOS Active Pixel Sensors
- → vertex tracker at forward rapidity

#### New TPC Readout Planes

Largest GEM application

- 4-GEM detectors, new electronics
- → continuous readout

### New trigger detectors (FIT, AD)


Centrality, event plane

### Upgrades readout

TOF, TRD, MUON, ZDC, Calorimeter


#### Integrated Online-Offline system (O<sup>2</sup>)

 Record minimum-bias Pb-Pb data at > 50kHz (currently ~ 1 kHz)




### ITS Upgrade in LS2 (ITS2)





6 layers <u>39mm</u> < r < 440mm  $-1 \le \eta \le 1$ 




7 layers  $\frac{22mm}{-1.3 \le \eta \le 1.3}$ 

### Based on novel MAPS ALPIDE (vs ITS1)

- 10 m<sup>2</sup> active silicon area, 12.5 G-pixels
- Closer to interaction: 22 mm (39mm)
- Higher intrinsic resolution (smaller pixels):
  ~5 μm in rφ and z directions (12 and 100 μm)
- Power density < 40mW / cm<sup>2</sup>
- Max particle rate ~ 100MHz /cm<sup>2</sup> (w/o pile-up)
- Fake hit rate: < 1Hz/cm<sup>2</sup>
- Less material: ~0.3% X<sub>0</sub> for Inner Barrel (1.1% X<sub>0</sub>)
- Faster readout: 100 kHz Pb-Pb (1 kHz)


Motivations and goals

- Improved vertex and tracking precision and efficiency at low p<sub>T</sub>
  closer to IP, smaller pixels, less material
- Faster readout



### ITS Upgrade in LS2 (ITS2)






- High-resistivity (>  $1k\Omega$  cm) p-type epitaxial layer (25µm) on p-type substrate
- Small n-well diode (2 μm diameter), ~100 times smaller than pixel => low capacitance (~fF)
- Reverse bias voltage (-6V < V<sub>BB</sub> < 0V) to substrate (contact from the top) to increase depletion zone around NWELL collection diode</p>
- Deep PWELL shields NWELL of PMOS transistors


### ITS2 – Material Thickness








### ITS Upgrade in LS2 (ITS2)












### TPC Continuous Readout with GEMs (Gas Electron Multiplier)



### Gate-less TPC for continuous readout


Current MWPC: readout rate limited by ion backflow



### Operate TPC at 50 kHz ⇔ no gating grid

Need to minimize IBF ⇒ Replace MWPC with 4-GEMs 100 m<sup>2</sup> single-mask foils GEM production

### Pb-Pb Collisions @ 50kHz



⇒ GEM provides ion backflow suppression to < 1%</p>

⇒ 524 000 pads readout continuosly (10bit x 5MSPS) via 6552 links ⇒ 3.4 TByte/sec



#### With the LS2 upgrade, ALICE will reach the maximum rate with a spectrometer based on a TPC

⇒ Maximum interaction rate limited by space-charge (ions) accumulated in drift volume (distortions ≈10cm) and track density (inner region signal occupancy ≈ 40%)

Running at higher rates seems excluded with a TPC

Running ALICE beyond RUN4? Completely new detector without TPC

#### The use of CMOS technologies opens new opportunities

⇒ Vertex detectors, large area tracking detectors and digital calorimeters

• enhanced performance (very high spatial and time resolution)

an "all-MAPS" detector

Such a detector could play a central role in HI physics at the LHC in the 2030's

### Design guidelines

- Increase rate capabilities (factor 50 wrt to ALICE RUN4): <L<sub>NN</sub>> ~ up to 10<sup>34</sup> cm<sup>-2</sup>s<sup>-1</sup>
- Improve vertexing
  - Ultra-thin wafer-scale sensors with truly cylindrical shape, inside beampipe
  - spatial resolution < 3μm</li>
  - material thickness < 0.05% X<sub>0</sub> /layer
- Improve tracking precision and efficiency
  - About 10 layers with a radial coverage of 1m
  - Spatial resolution of about 5µm up to 1m
  - whole tracker could be less than 6% X<sub>0</sub> in thickness (at mid-rapidity)
- Tracking over a wide momentum range, down to a few tens of MeV/c, and rapidity coverage  $|\eta| \le 4$

Magnetic fields of < 0.5T would be sufficient but 1T is also considered




### A new experiment based on a "all-silicon" detector



Tracker: ~10 tracking barrel layers (blue, yellow and green) based on CMOS sensors Particle ID:

- TOF with outer silicon layers (orange)
- Shower Pixel Detector (outermost blue layer)





Magnetic Field • B = 0.5 or 1 T

#### Spatial resolution

- Innermost 3 layers: σ < 3μm</li>
- Outer layers: σ ~ 5μm


#### Vertex material thickness

• X/X0 ~ 0.05% / layer

Time Measurement Outermost layer integrates high precision time measurement ( $\sigma_t \sim 20ps$ )

### ITS Upgrade in LS2 (ITS2)






- Already very good performance estimates for ITS2
- Still, further improvements for the measurements of heavy-flavour hadrons and low-mass di-leptons possible

#### • Key questions:


- Can we get even lighter?
- Can we get even closer?





- Si only 1/7th of total material
- Irregularities due to overlaps + support/cooling






- Si only 1/7th of total material
- Irregularities due to overlaps + support/cooling

#### Remove cooling

reduce power consumption in fiducial volume <20 mW/cm<sup>2</sup>






- Si only 1/7th of total material
- Irregularities due to overlaps + support/cooling

#### Remove cooling


reduce power consumption in fiducial volume <20 mW/cm<sup>2</sup>






Si only 1/7th of total material


 Irregularities due to overlaps + support/cooling



















### ALPIDE



Air cooling possible as of ~20 mW/cm<sup>2</sup>
 ALPIDE already close: ~40 mW/cm<sup>2</sup>



### ALPIDE




Air cooling possible as of ~20 mW/cm<sup>2</sup> ALPIDE already close: ~40 mW/cm<sup>2</sup>

Actually largely sufficient if periphery outside fiducial volume


### Wafer scale chip




- Chip size is traditionally limited by CMOS • manufacturing ("reticle size")
- New option: stitching, i.e. aligned exposures of • given parts of a reticle to produce a larger circuit
- Feasible, but needs specific design ٠
- On a with 300 mm wafer (available in 65 nm • technology node), a single chip fits a full half-layer




0.180 µm TowerJazz






#### FPC + 9 ALPIDE chips



#### Wafer-scale sensor

Courtesy: R. Turchetta, Rutherford Appleton Laboratory



### Bending silicon



• Bending Si wafers + circuits is possible!

D.A. van den Ende et al., Microelectronics Reliability, vol. 54, pp 2860-2870, 2014 http://dx.doi.org/10.1016/j.microrel.2014.07.125


Die type	Front/back side	Ground/polished/plasma	Bumps	Die thickness (µm)	CDS (MPa)	Weibull modulus	MDS (MPa)	r <sub>min</sub> (mm)
Blank	Front	Ground	No	15-20	1263	7.42	691	2.46
Blank	Back	Ground	No	15–20	575	5.48	221	7.72
IZM28	Front	Ground	Yes	15–20	1032	9.44	636	2.70
IZM28	Back	Ground	Yes	15–20	494	2.04	52	32.7
Blank	Back	Polished	No	25–35	1044	4.17	334	7.72
IZM28	Back	Polished	Yes	25–35	482	2.98	107	24.3
Blank	Back	Plasma	Yes	18–22	2340	12.6	679	2.50
IZM28	Front	Plasma	Yes	18–22	1207	2.64	833	2.05
IZM28	Back	Plasma	Yes	18-22	2139	3.74	362	4.72

- Radii much smaller than our needs are obtained
- Circuit-specific R&D is needed
- R&D contacts with industrial partners have started
- Investigating options to start with existing ALPIDE chips + wafers

#### Silicon Genesis: 20 micron thick wafer




### Chipworks: 30µm-thick RF-SOI CMOS



### Possible architecture


#### ALPIDE Chip



#### 2D stitched sensor – wafer-scale



#### 1D stitched sensor (z direction)



By instantiating multiple times the same circuits in the second dimension ( $\phi$ ) one can realize the sensors for the different layers. For example

- L0 = 14 cm x 6.0 cm
- L1 = 14 cm x 7.5 cm
- L2 = 14 cm x 9.0 cm
- achievable with wafers available in 180 nm technology node (ALPIDE technology)

### Vertex Detector (innermost 3 layers) for LS3 Upgrade

## **EXAMPLE**

### Eol for new ultra-light Inner Barrel in LS3 (CDS, ALICE-PUBLIC-2018-013)

Recent silicon technologies (ultra-thin wafer-scale sensors) allow


- Eliminate active cooling ⇒ possible for power < 20mW/cm<sup>2</sup>
- Eliminate electrical substrate  $\Rightarrow$  Possible if sensor covers the full stave length
- Sensors arranged with a perfectly cylindrical shape ⇒ sensors thinned to ~30µm can be curved to a radius of 10-20mm

Truly cylindrical vertex detector New Beampipe IR 16 mm ΔR 0.5mm	Addition of the second seco	Beam pipe Inner/C IB Layer Paramete Radial position (m Length (sensitive a Pseudo-rapidity co Active area (cm <sup>2</sup> ) Pixel sensors dime Number of sensor Pixel size (µm <sup>2</sup> )
	Pipe: $r \approx 16$ mm , $\Delta R = 0.5$ mm	
	L0: r ≈ 18mm , <mark>L1</mark> : r ≈ 24mm. L2: r ≈ 30 mm	

Beam pipe Inner/Outer Radius (mm)	16.0/16.5				
IB Layer Parameters	Layer 0	Layer 1	Layer 2		
Radial position (mm)	18.0	24.0	30.0		
Length (sensitive area) (mm)	300				
Pseudo-rapidity coverage	±2.5	±2.3	±2.0		
Active area (cm <sup>2</sup> )	610	816	1016		
Pixel sensors dimensions (mm <sup>2</sup> )	280 x 56.5	280 x 75.5	280 x 94		
Number of sensors per layer	2				
Pixel size (μm <sup>2</sup> )	O (10 x 10)				

### Vertex Detector (innermost 3 layers) for LS3 Upgrade





• Possible layout based on air-cooling


additional cooling at the extremities (chip peripheries)

- Sensors hold in place with low-density carbon foam
- Fixation into the experiment by surrounding support structure, as well as at both ends

### ITS3 Integration



Istituto Nazionale di Fisica Nucleare



Simply replace the Inner Barrel of ITS2

Solution Outer Barrel of ITS2 stays in place as is


### ITS3 perfomance studies



#### 10<sup>3</sup> ITS3 standalone ITS3+TPC ITS2 standalone -- ITS2+TPC rø pointing resolution [µm] 10<sup>2</sup> 10<sup>1</sup> $10^{0}$ 0.1 0.2 0.3 0.5 5 20 30 2 10 0.05 1 3 Transverse momentum [GeV/c]

Improvement of factor 2 over all momenta

#### Pointing resolution



#### Large improvement for low transverse momenta

### **Roadmap towards ITS3**



#### R&D 2020-2023

Wafer thinning + bending  $2019 \rightarrow \text{Contact to industry}$   $2019-2020 \rightarrow \text{First prototypes with ALPIDE chips and wafers}$  $2021 \text{ on } \rightarrow \text{Continue with specific prototypes}$ 

Stitched sensor development 2019-2020 → Technology test structures 2020-2022 → Prototyping chips 2022-2023 → Full-scale prototype + final chip

#### Technical Design Report 2022

Construction 2024-2025

Installation during LS3



- With the ITS2 upgrade and ALPIDE, ALICE redefined the new state-of-the art in CMOS MAPS technology and its applications in HEP
- The used technology offers further opportunities, stitching, smaller feature size, bending that directly impact the key measurements that highly rely on precise vertexing and low material budget
- A detector conceived for studies of pp, pA and AA collisions at luminosities 50 times higher than possible with the LS2 upgraded ALICE detector
  - Enables rich physics program: from measurements with electromagnetic probes at ultra-low transverse momenta to precision physics in the charm and beauty sector
  - Tracking and vertexing capabilities over a wide momentum range down to a few tens of MeV/c
  - Particle ID via time-of-flight determination with about 20ps resolution. Electron and photon ID identification will be performed in a separate pixel shower detector
  - Unprecedented low material budget for the inner layers of 0.05% X<sub>0</sub>, with the innermost layers possibly positioned inside the beam pipe
- ALICE LS3 upgrade: three truly cylindrical inner barrel based on curved wafer-scale ultra-thin CMOS Active Pixel sensors


# Thank You

V. Manzari (INFN Bari) – EICUG2019 meeting, Paris, 22-26 July 2019

JIB 18

### ITS Upgrade in LS2 (ITS2)





100

200

300

Nucl. Phys. A 967 (2017) 900-903

Size @ V\_\_=-3V

TID Irradiated, 205 krad TID Irradiated, 462 krad

TID Irradiated, 509 krad

NIEL, 1.7e+13 1MeV n\_/ cm 1.7e+13 1MeV n\_ / cm

500

Threshold (e)

Non Irradiated Non Irradiated TID Irradiated, 206 krad


400

(Pixel) Size Cluster Average


### ITS Upgrade in LS2 (ITS2)



### Inner Barrel Stave




### Outer Barrel Stave



### Pointing resolution





Pointing resolution (pions):  $\approx 10 \ \mu m \ @ 1 \ GeV/c, <50 \ \mu m \ @ 200 \ MeV/c$ 

#### It does not depend on B field

