

Production Test: changes for UUB V3

Matthias Kleifges and Fridtjof Feldbusch prepared for SDEU meeting, Orsay 13-14 December, 2018





OBSERVATORY

KIT - The Research University in the Helmholtz Association

www.kit.edu

Important changes in HW for UUB V3:



- Mount preprogrammed flash memory IC
 - agreed that it will be done, ECR # 35
 - Eric / Patrick check with distributor of flash IC
 - preprogramming of MSP430 not required, but might be helpful
- Common MSP code (for "test" and "field" mode)
 - agreement on jumper (closed for "test" / open for "field" mode), ECR # 33
 - solution can be verified by K.H.B. by simple modification of UUB V2
- Test points for scope measurement of saw tooth signals from DAC
 - agreed, ECR # 32
 - **DAC** in future under MSP control? \rightarrow program of saw tooth changes
 - simple procedure to generate saw tooth for LED DAC(s)

Changes of test procedure UUB V3:



- automatic verification of over/under voltage limiter by Python script
 - already tested with 2 types of power supplies
- automatic recording of DVM values through serial interface
 - implanted & tested for several type of Digital Voltmeters (DVM)
- test also radio interface via Rx/Tx loop-back adapter
 - need test software (similar to GPS) (provided by Fabio?)
- include interface to TPCB in test procedure
 - need discussion with K.H.B. how to do adapter
- include test of digital interfaces (separate)
 - similar code like Dave, simple yes/no decision
- verify "reset" functionality with push button and from radio reset

Proposal to change scope server





- buttons to display Low gain or High gain channels
- calculation of offset and noise from pre-signal window
- "save" button to record noise& offset & trace into database

Chn: offset / noise	/ max	okay
# 2 : 150 / 2.5	2753	yes / yes /yes
#4: 200/1.5	2745	No / yes /yes
#6: 100/1.5	2761	yes /yes / yes
# 10: 153 / 3.5	2748	yes / <mark>No</mark> / yes

System at the manufacturer:



- KIT procures components for 3 test systems:
 - 2 systems at manufacturer, 1 @ KIT
- Systems comprises of:
 - Lecce box & cable → provided
 - **test jig and adapters** \rightarrow provided
 - Power supply → might be provided
 - DVM → needs to be agreed on
 - PC with software → provided
 - PC screen → by manufacturer
 - **programming cables**, etc \rightarrow provided



Fig. 1: Test set-up

Other test issues:



- Prague test with climate chamber:
 - important to give a few V3 board to Prague to verify procedure
 - decision on coating the V3 boards
 - decision on gluing heat sink in Malargüe / type of glue
- Siegen test system
 - 1x system at Malargüe for end test before deployment
 - 1x system at Prague for possibility of detailed investigation
 - 1x system at Malargüe for error tracking / repair
- We need to gain more experience with these other systems



Backup slides

web based test procedure: step 1





4. Plug in loop-back adaptors at backside (see figure 5)

SKIT

5. Plug in power connector (24V, current limit initially at 50mA, when all voltages OK, increase to 550mA)

https://ipe-uub.ipe.kit.ed

About

Help

ס. דומצ ווו פטשבו כטווובכנטו (ציזי, כעודבור וווווג ווווגמווין מרסטווא, שוובוו מנ

voltages OK, increase to 550mA)

6. Check voltages with voltmeter (DVM)

After having used the AutoTestUUB program, paste content of the clipboard into the text field below

Transfer voltage values

3.298

10.22

Power measurements
3.3V 3.298 V
10V 10.22 V
24V 23,95 V
24V LED 23,95 V
SwitchOffMin 19.154 V
SwitchOnMin 19.953 V
SwitchOffMax 30.053 V
SwitchOnMax 29.804 V

Press the button to sort the values within the text into the form fields

UUBs Tests History Dokuments Staff Institutes Manufacturer

Fig. 2: Test points for voltage measurements (click to enlarge)

Values of AutoTestUUB:

3.3 V slow control voltage at test point (
P34

10 V intermediate voltage at test point 15

P 30

24 Vin input voltage at test point 13, P25 24 V LED voltage at test point 14, P26

23,95	
23,95	

6. Test Battery Protection (switch-off voltages):

- power consumption: ~20 mA
- $\circ~$ vary voltage range to switch-off voltage (turns off at ~19V and ~30V)

Switch off min [V]	19.154		
Switch on after min [V]	19.953		
Switch off max [V]	30.053		
Switch on after max [V]	29.804		

<u>New:</u>

- readout of DVM values via RS232 interface
- software controlled PS to verify battery limits



Step 2:

- verify supply voltage
- test battery protection

- 8. Connect the MSP-programmer MSP-FET430UIF to USB-Debug-Interface at Port.II1
- 9. Program the MSP430
 - Execute Sde sc 2V2 test.bat to program the MSP with a test version of the slow control, where all voltages initially are switched off.
 - When successful, turn off UUB, unplug MSP-FF1430UIF, plug in USB at lower J8
 - Turn on UUB
 - Open Tera Term terminal or equivalent (baud rate 9600)
 - Turn on voltages in order, check voltages in display. Error messages for voltages that are either off or with a deviation of >5%. (see p commands in Tab. 1)

Copy and paste output of slow conhtrol command 'a' below

Paste slow control output here ...

Press the button to sort the values within the text into the form fields

Transfer voltage and current values

Values of command 'a' measured by MSP430:	
1.0 V power in mV	
1.2 V power in mV	•
1.8 V power in mV	\$
3.3 V power in mV	\
+3.3 V power in mV	•
-3.3 V power in mV (without sign)	
5.0 V power in mV	\$
) (*



Fig. 3: Required software tools on the PC.



Fig. 4: Test connectors for the photo multiplier tubes at the front (PMT)





Step 3:

- program MSP
 µ-controller
- verify supply voltage
- test external interfaces

UUBs Tests History Dokuments Staff Institutes Manufacturer

Setup Zynq-FPGA

12. Program the Zynq-FPGA:

- Connect USB-JTAG programming cable (Digilent) on J10
- Connect USB cable on upper port at "SYS FPGA Terminal"
- Connect Ethernet cable on CO1
- Jumper (S3) must be OPEN
- On your PC open Oracle VM VirtualBox, start Petalinux (pw: auger2016) Home -> tftboot contains all files required. The file permission must be set to readable for everyone
- Turn on UUB
- Launch Xilinx SDK and select "Program flash" from Xilinx Tools menu
- Check uboot.bin is selected (see Fig. 6). You could also program uub.bin directly but this takes 45 min
- Click "Program" to store file into flash
- Turn off UUB and turn on UUB again: U-boot will start from flash
- Open Tera Term (baud rate 115200)
- Check if Petalinux is running on terminal and type the following commands at prompt U-Boot-PetaLinux>:
 - set serverip 192.168.1.4
 - set ipaddr 192.168.1.5
 - run flash-uub (a custom command under u-boot to update the flash memory partitions).
- Uub.bin is stored into the flash memory. Turn off/on UUB
- Login as "root", password: root
- Write: makeflash and await response, when finished, reboot the UUB (makeflash creates the flash volume in MTD3)
- Check if D_4 Diode is on (FPGA flash done)

IOK		23				
Program Flash Me Program Flash Mer	emory nory via In-system Programmer.					
Hardware Platform:	uub_proto2_wrapper_hw_platform_0	-				
Connection:	Local	New				
Device:	Auto Detect					
Image File:	D:\AUGER_PRIME_DEV\uub-integration\uub-system_ver_EA097_8\uboot.bin					
Offset:						
Flash Type	[qspi_single	•				
FSBL File:		Browse				
Convert ELF to be Blank check after	otloadable SREC format and program erase					
🔲 Verify after flash						
?	Program	ncel				

Fig. 6: SDK for programming 'uboot.bin'

Load address: 0x1000000

done

Bytes transferred = 33554432 (3000000 hex) device 0 offset 0x0, size 0x3000000 18481152 bytes written, 15073280 bytes skipped in 59.551s, speed 578524 B/s U-Boot-PetaLinux>

Fig. 7: Peta-Linux after "flash-uub"

Step 4: Program Flash memory

- a. boot loader
- b. final code

This step lasts 25 min or more.



13. FPGA-Tests

- Connect USB cable on upper port at "SYS FPGA Terminal"
- Connect Ethernet cable on CO1
- Jumper (S3) must be OPEN
- Insert GPS-adapter (see Fig. 10)
- $\circ~$ Use a SMA cable and connect it to IN and OUT Trigger connectors
- Open the main menu of the UUB web server with 192.168.1.5/ in a new web broser window (see Fig.X)
- Choose icon "UUB Test" to open the test tools (see Fig. 9)



Fig. 10: GPS-Adapter

UART GPS loop OK?



- Select 'Test DAC7551 Clock DAC' in Test tools menu
- Use the scope (1V/div, 10ms/div) and check there is ramp signal (see Fig. 11).





Fig. 8: Web server menu





Step 5: Zync & FPGA

- GPS socket
- different DACs generate ramps
- LED flasher

- 14. Checks with the LLECCE box
 - Connect Ethernet cable on C01
 - Connect SMA cables from Lecce box
 - Turn on Lecce Box (15V power supply)
 - Turn on UUB
 - Start Browser and enter 192.168.1.5
 - Open 'Oscilloscope' in Web server menu and select FPGA Trigger in Trigger Mode Window
 - The switch at the LECCE-Box must be in down position (high pulses)
 - Turn off all channels and switch on one channel at a time to see whether the pulse exists (see figure 13)
 - $\circ~$ Change the switch at the LECCE-Box into up position (low pulses)
 - Switch on all high channels and change trigger mode to 'AUTO internal + LED'
 - In 'Twins LED-Pulser' type '2000' into 'Amplitude 1' (see figure 14)
 - By plugging the LED-wire of the LECCE box once into LED1 connector and once into the LED2 connector you may check whether the LED output works.

LECCE test OK?

15. Press Reset-button of the UUB (button above the power connector)

- $\circ~$ The MSP begins to restart the board (LED D7 blinks faster)
- After a while check whether LED D4 turns on

Reset test OK?



not done 🗠

CH 2	CH 3 CH 4	CH 5	CH 6	CH 7	сн в	СН 9	CH 10	Toggle	Reset	Invert
Low High	Low High	Low	High	Low	Low	Low	High	All ch	Zoom	Channels
458./V								Trigger		
4000	-					Low ch1 High ch2		Mode: FPGA Trigger		
2500						Low ch3 High ch4 Low ch5		Source:	All cha	nnels (OR)
3000						High chố Low chĩ Low chố Low chố		Level	1000	Cour
2500						Lew ch9 High ch10		Axys range		
2000								Twins LED Pu	ilser	
1500										Auger Prir
1000										Auger Fil
500										

Dokuments

Staff

Institutes

Manufacturer

Fig. 13: The Web-Oscilloscope showing the test pulses of the Lecce-Box on different

channels

UUBs

Tests

History



Fig. 14: The Web-Oscilloscope showing the LED pulses on different channels



Step 6: Frontend with UUB scope

- Low gain chn.
- High gain chn.
- LED flasher
- verify gain, pedestal and noise
- check reset/restart

Proposals for Optimization and changes for V3



- Optimize duration of production test: goal 20-30 min/board
 - mount (already) programmed flash memories
 - automate the procedure (no manual reading of data) as much as possible
 - simplify some parts, avoid mouse clicks
- Production test with V3:
 - preparation of 2 test benches for test at manufacturer
 - apply procedure to "preproduction UUBs" (30 pcs?), fine tune details
- Documentation
 - current procedure described in UUB-V2-Testprocedure.pdf
 - more generic definition for production tender needed

Short test of UUB #49 (as of Aug. 1st, 2018)

4000 4000 Low ch1 Low ch1 High ch2 High ch2 #49 (V1) High gain #49 (V1) Low gain Low ch3 Low ch3 3500 3500 High ch4 High ch4 Low ch5 Low ch5 High ch6 High ch6 all ADC 3000 3000 Low ch7 Low ch7 Low ch8 Low ch8 Low ch9 okay Low ch9 2500 2500 High ch10 High ch10 2000 2000 1500 different offset 1000 1000 ADC 8 usual in V1 500 500 500 750 1000 1250 1500 1750 2000 250 500 750 1250 1500 1750 2000 counts x 8ns counts x 8ns

x 488uV

UUB scope ver. 1.2

Additional notes:

x 488uV

UUB scope ver. 1.2

- cold start okay, board seems to be okay.



Gluing of heat sink

Karlsruhe Institute of Technology

For comparison we have 3 options of gluing the heat sink:

- by acrylic adhesive that comes with the heat sink
 - UUB # 48, # 49, # 64
 - needs no curing time, no "dangerous good" problem with shipping
- by (2-compount) TBS20 glue from Electrolube
 - UUB # 65, # 66, # 67
 - needs 2 days of curing
- glued by glue from RS part # 725-9993
 - UUB # 68, #69, #70
 - needs few minutes days of curing



