


FPGA: accélérateur de calcul

Pôle ITT, 08.03.2017


Bogdan Vulpescu

DE1-SoC: Cyclone V FPGA, ARM Cortex-A9



Linux sur carte MicroSD:

- avec pont vers FPGA [1]
- avec un module dans le kernel (pilote linux)



DE1-SoC

ARM
Linux
image*



```
EXT4-fs (mmcblk0p2): mounted filesystem with ordered data mode. Opts: (null)
VFS: Mounted root (ext4 filesystem) on device 179:2.
devtmpfs: mounted
Freeing unused kernel memory: 364K (806c8000 - 80723000)
init: ureadahead main process (51) terminated with status 5

Last login: Thu Jan  1 00:00:09 UTC 1970 on ttym1
root@de1soclinux:~#
root@de1soclinux:~#
root@de1soclinux:~#
root@de1soclinux:~#
root@de1soclinux:~# ls -l
total 5964
-rw-r----- 1 root root 3742980 Jan  1 1970 DE1_SoC_Computer.rbf
drwxr-xr-x  6 root root   4096 Jan  1 1970 OpenCL_Examples
drwxr-xr-x  2 root root   4096 Jan  1 1970 animation_bouncy
drwxr-xr-x  2 root root   4096 Jan  1 1970 drawbox
drwxr-xr-x  2 root root   4096 Jan  1 1970 gsensor
drwxr-xr-x  2 root root   4096 Jan  1 1970 helloworld
drwxr-xr-x  2 root root   4096 Jan  1 1970 increment_leds
-rw-r--r--  1 root root    279 Jul  2 2015 init_opencl.sh
drwxr-xr-x  2 root root   4096 Jan  1 1970 leds
drwxr-xr-x  2 root root   4096 Jan  1 1970 mem_rw
-rw-r-xr-x  1 root root 2316870 Jan  1 00:00 opencl.rbf
drwxr-xr-x  7 root root   4096 Jan  1 1970 opencl_arm32_rte
drwxr-xr-x  3 root root   4096 Jan  1 1970 pushbutton_irq_handler
root@de1soclinux:~# █
CTRL-A Z for help | 115200 8N1 | NOR | Minicom 2.7 | VT102 | Offline | ttyUSB0
```

HPS-FPGA bridge exemple “increment_leds.c”

```
#include <stdio.h>
#include <unistd.h>
#include <fcntl.h>
#include <sys/mman.h>

#define HW_REGS_BASE ( 0xff200000 )
#define HW_REGS_SPAN ( 0x00200000 )
#define HW_REGS_MASK ( HW_REGS_SPAN - 1 )
#define LED_PIO_BASE 0x0

int main(void)
{
    volatile unsigned int *h2p_lw_led_addr=NULL;
    void *virtual_base;
    int fd;

    // Open /dev/mem
    if( ( fd = open( "/dev/mem", ( O_RDWR | O_SYNC ) ) ) == -1 ) {
        printf( "ERROR: could not open \"/dev/mem\"...\n" );
        return( 1 );
    }


    // get virtual addr that maps to physical
    virtual_base = mmap( NULL, HW_REGS_SPAN, ( PROT_READ | PROT_WRITE ), MAP_SHARED, fd, HW_REGS_BASE );
    if( virtual_base == MAP_FAILED ) {
        printf( "ERROR: mmap() failed...\n" );
        close( fd );
        return(1);
    }


    // Get the address that maps to the LEDs
    h2p_lw_led_addr=(unsigned int*)(virtual_base + (( LED_PIO_BASE ) & ( HW_REGS_MASK ) ));

    // Add 1 to the PIO register
    *h2p_lw_led_addr = *h2p_lw_led_addr + 1;

    if( munmap( virtual_base, HW_REGS_SPAN ) != 0 ) {
        printf( "ERROR: munmap() failed...\n" );
        close( fd );
        return( 1 );
    }
    close( fd );
    return 0;
}
```

root@de1soclinux:~/increment_leds# █
CTRL-A Z for help | 115200 8N1 | NOR | Minicom 2.7 | VT102 | Offline | ttyUSB0





“my_first_fpga” - avec coeurs IP
 - compiled SRAM Object File .sof (JTAG chain)

File Edit View Project Assignments Processing Tools Window Help

Search altera.co...

Project Navigator Files soc_system

ip/altsource_probe/hps_reset.qip
ip/debounce/debounce.v
ip/edge_detect/altera_edge_detector.v
soc_system/synthesis/soc_system.qip
soc_system_timing.sdc
ghrd_top.v

hps_reset.v ghrd_top.v soc_system.v hps_sdram.v

IP Catalog

Installed IP

Project Directory

System

Library

Basic Functions

DSP

Interface Protocols

Memory Interfaces and Controllers

Processors and Peripherals

University Program

Search for Partner IP

Tasks Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate programming file)
- TimeQuest Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

Type ID Message

System Processing

```

202 // internal wires and registers declaration
203 wire [3:0] fpga_debounced_buttons;
204 wire [9:0] fpga_led_internal;
205 wire [2:0] hps_reset_req;
206 wire hps_cold_reset;
207 wire hps_warm_reset;
208 wire hps_debug_reset;
209 wire [27:0] stm_hw_events;
210
211 // connection of internal logics
212 assign stm_hw_events = {{3{1'b0}},SW, fpga_led_internal, fpga_debounced_buttons};
213
214
215
216
217
218
219 soc_system u0 (
220
221     .pio_led_external_connection_export ( LEDR ),
222     .memory_mem_a ( HPS_DDR3_ADDR ), // memory.mem_a
223     .memory_mem_ba ( HPS_DDR3_BA ), // .mem_ba
224     .memory_mem_ck ( HPS_DDR3_CK_P ), // .mem_ck
225     .memory_mem_ck_n ( HPS_DDR3_CK_N ), // .mem_ck_n
226     .memory_mem_cke ( HPS_DDR3_CKE ), // .mem_cke
227     .memory_mem_cs_n ( HPS_DDR3_CS_N ), // .mem_cs_n
228     .memory_mem_ras_n ( HPS_DDR3_RAS_N ), // .mem_ras_n
229     .memory_mem_cas_n ( HPS_DDR3_CAS_N ), // .mem_cas_n
230     .memory_mem_we_n ( HPS_DDR3_WE_N ), // .mem_we_n
231     .memory_mem_reset_n ( HPS_DDR3_RESET_N ), // .mem_reset_n
232     .memory_mem_dq ( HPS_DDR3_DQ ), // .mem_dq
233     .memory_mem_dqs ( HPS_DDR3_DQS_P ), // .mem_dqs
234     .memory_mem_dqs_n ( HPS_DDR3_DQS_N ), // .mem_dqs_n
235     .memory_mem_odi ( HPS_DDR3_ODT ), // .mem_odi
236     .memory_mem_dm ( HPS_DDR3_DM ), // .mem_dm
237     .memory_oct_rzqin ( HPS_DDR3_RZQ ), // .oct_rzqin
238
239     .hps_0_hps_io_hps_io_emac1_inst_TX_CLK ( HPS_ENET_GTX_CLK ), // hps_0_hps_io_hps_io_emac1_inst_TX_CLK
240     .hps_0_hps_io_hps_io_emac1_inst_RXD0 ( HPS_ENET_RX_DATA[0] ), // .hps_io_emac1_inst_RXD0
241     .hps_0_hps_io_hps_io_emac1_inst_RXD1 ( HPS_ENET_RX_DATA[1] ), // .hps_io_emac1_inst_RXD1
242     .hps_0_hps_io_hps_io_emac1_inst_RXD2 ( HPS_ENET_RX_DATA[2] ), // .hps_io_emac1_inst_RXD2
243     .hps_0_hps_io_hps_io_emac1_inst_RXD3 ( HPS_ENET_RX_DATA[3] ), // .hps_io_emac1_inst_RXD3
244     .hps_0_hps_io_hps_io_emac1_inst_RXD0 ( HPS_ENET_RX_DATA[0] ), // .hps_io_emac1_inst_RXD0
245     .hps_0_hps_io_hps_io_emac1_inst_MDI0 ( HPS_ENET_MDI0 ), // .hps_io_emac1_inst_MDI0
246     .hps_0_hps_io_hps_io_emac1_inst_MDC ( HPS_ENET_MDC ), // .hps_io_emac1_inst_MDC
247     .hps_0_hps_io_hps_io_emac1_inst_RX_CTL ( HPS_ENET_RX_DV ), // .hps_io_emac1_inst_RX_CTL
248     .hps_0_hps_io_hps_io_emac1_inst_TX_CTL ( HPS_ENET_TX_EN ), // .hps_io_emac1_inst_TX_CTL
249     .hps_0_hps_io_hps_io_emac1_inst_RX_CLK ( HPS_ENET_RX_CLK ), // .hps_io_emac1_inst_RX_CLK
250     .hps_0_hps_io_hps_io_emac1_inst_RXD1 ( HPS_ENET_RX_DATA[1] ), // .hps_io_emac1_inst_RXD1
251     .hps_0_hps_io_hps_io_emac1_inst_RXD2 ( HPS_ENET_RX_DATA[2] ) // .hps_io_emac1_inst_RXD2
  
```

“my_first_hps-fpga_base” - description hardware Verilog)
 - .sof sur FPGA file via JTAG chain
 - ARM executable sur le OS Linux

SDK (Software Development Kit) <http://dl.altera.com/opencl/>

The screenshot shows the Intel FPGA SDK for OpenCL download page. At the top, there's a navigation bar with links for PRODUCTS, SOLUTIONS, SUPPORT, ABOUT, and BUY. A user account for BOGDAN VULPESCU is shown, along with a search bar. Below the navigation, a breadcrumb trail indicates the current location: Home > Downloads > Intel FPGA SDK for OpenCL™.

Download Center

Get the complete suite of Intel® design tools

Design Software

- Embedded Software
- Archives
- Licensing
- Programming Software
- Drivers
- Board System Design
- Board Layout and Test
- Legacy Software

Intel FPGA SDK for OpenCL™

Release date: November, 2016
Latest Release: v16.1

Select release: 16.1

Download Method Akamai DLM3 Download Manager Direct Download

Windows SDK **Linux SDK** **RTE** **Updates**

Download and install instructions: [More](#)
[Read Intel FPGA SDK for OpenCL Getting Started Guide](#)

Intel FPGA SDK for OpenCL (includes Quartus Prime software and devices)

Size: 20.3 GB MD5: 7E01B2E81E26A6802A71E1EE7468FFED

System Requirements

Documentation Links

Software Support

Legal Notice

AOCL-16.1.0.196-linux.tar
(20.3 GB)
aocl-rte-16.1.0-1.arm32.tgz
(1 MB)

Update: 16.1.1.200

clralicepc11 (root)

7

BSP
Board Support Package
pour SDK 16.0

DE1-SoC_openCL_BSP.zip
(200 MB)

contient une image Linux
pour la carte MicroSD

Design Service
Complex FPGA Design Service / System Design Service / ODM Product Production

Home > SoC Platform > Cyclone > DE1-SoC Board

Products

DE Main Boards

- ▶ Stratix
- ▶ Arria
- ▶ Cyclone
- ▶ MAX

SoC Platform

- ▶ Cyclone
- ▶ Arria

Bundle Solution

Robotic Kits

All FPGA Main Boards

- ▶ Stratix V
- ▶ Stratix IV
- ▶ Stratix III
- ▶ Arria 10
- ▶ Arria V
- ▶ Arria II
- ▶ Cyclone V
- ▶ Cyclone IV
- ▶ Cyclone III
- ▶ Cyclone II
- ▶ MAX 10

Daughter Cards

- ▶ Multimedia
- ▶ Interface Conversion
- ▶ Video & Image
- ▶ Networking
- ▶ AD/DA

DE1-SoC

Overview Specifications Layout Resources Compare Demo Kit Contents Order Now

DE1-SoC Board

Like 18 people like this. Sign Up to see what your friends like.

[How to distinguish rev. B, rev. C, rev. D, rev. E and rev. F board?](#)

Documents

| Title | Version | Size(KB) | Date Added | Download |
|--|---------|----------|------------|---------------------|
| DE1-SoC User Manual (rev.F Board) | 2.0.3 | 7808 | 2016-08-24 | PDF |
| DE1-SoC User Manual(rev.E Board) | 1.2.3 | 7598 | 2015-08-06 | PDF |
| DE1-SoC User Manual(rev.C/rev.D Board) | 1.2.2 | 6472 | 2015-04-07 | PDF |
| DE1-SoC User Manual(rev.B Board) | 1.0 | 9830 | 2014-02-07 | PDF |
| DE1-SoC Learning Roadmap | 1.0 | 2079 | 2014-02-07 | PDF |

Please note that all the source codes are provided "as is". For further support or modification, please contact [Terasic Support](#) and your request will be transferred to Terasic Design Service.

More resources about IP and Dev. Kit are available on [Altera User Forums](#).

BSP(Board Support Package) for Altera SDK OpenCL 14.0

| Title | Linux Kernel | Size(KB) | Date Added | Download |
|-----------------------------|--------------|----------|------------|---------------------|
| DE1-SoC OpenCL User Manual | -- | 2870 KB | 2014-11-28 | PDF |
| DE1-SoC OpenCL BSP(.zip) | 3.12 | 84.2 MB | 2015-01-28 | ZIP |
| DE1-SoC OpenCL BSP(.tar.gz) | 3.12 | 84.2 MB | 2015-01-28 | TAR |

OpenCL IN ACTION

Matthew Scarpino

MANNING


How to accelerate graphics and computation



OpenCL (Open Computing Language) est la combinaison d'une [API](#) et d'un langage de programmation dérivé du [C](#), proposé comme un standard ouvert par le [Khronos Group](#). OpenCL est conçu pour programmer des systèmes parallèles hétérogènes comprenant par exemple à la fois un [CPU](#) multi cœur et un [GPU](#). OpenCL propose donc un modèle de programmation se situant à l'intersection naissante entre le monde des [CPU](#) et des [GPU](#), les premiers étant de plus en plus parallèles, les seconds étant de plus en plus programmables.

(wikipedia FR)

CPU, GPU, FPGA, etc. = device



The function

```
cl_program clCreateProgramWithBinary (cl_context context,  
                                    cl_uint num_devices,  
                                    const cl_device_id *device_list,  
                                    const size_t *lengths,  
                                    const unsigned char **binaries,  
                                    cl_int *binary_status,  
                                    cl_int *errcode_ret)
```

creates a program object for a context, and loads the binary bits specified by *binary* into the program object.

The **OpenCL** Specification

Version: 1.2

Document Revision: 19

Khronos OpenCL Working Group

Editor: Aaftab Munshi

Programme hôte (.c, .cc, .cpp, .cxx, .h)

```
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#ifdef MAC
#include <OpenCL/cl.h>
#else
#include <CL/cl.h>
#endif

int main() {

    cl_platform_id platform;
    cl_device_id *devices;
    cl_uint num_devices, addr_data;
    cl_int i, err;
    char name_data[48], ext_data[4096];

    err = clGetPlatformIDs(1, &platform, NULL);
    if(err < 0) {
        perror("Couldn't find any platforms");
        exit(1);
    }

    err = clGetDeviceIDs(platform, CL_DEVICE_TYPE_ALL,
                        1, NULL, &num_devices);
    if(err < 0) {
        perror("Couldn't find any devices");
        exit(1);
    }
}
```

Access first
platform

Determine number
of devices

Programme device (kernel, .cl)

```
_kernel void reduction_vector(__global float* data,
    __local float* partial_sums, __global float* out) {

    int lid = get_local_id(0);
    int group_size = get_local_size(0);

    partial_sums[lid] = data[get_global_id(0)];
    barrier(CLK_LOCAL_MEM_FENCE);

    for(int i = group_size/2; i>0; i >>= 1) {
        if(lid < i) {
            partial_sums[lid] += partial_sums[lid + i];
        }
        barrier(CLK_LOCAL_MEM_FENCE);
    }

    if(lid == 0) {
        out[get_group_id(0)] = partial_sums[0];
    }

}

// _____
_kernel void reduction_complete(__global float* data,
    __local float* partial_sums, __global float* sum) {

    int lid = get_local_id(0);
    int group_size = get_local_size(0);

    partial_sums[lid] = data[get_local_id(0)];
    barrier(CLK_LOCAL_MEM_FENCE);

    for(int i = group_size/2; i>0; i >>= 1) {
        if(lid < i) {
            partial_sums[lid] += partial_sums[lid + i];
        }
        barrier(CLK_LOCAL_MEM_FENCE);
    }

    if(lid == 0) {
        *sum = partial_sums[0];
    }

}
```

Analogie avec une école

| | |
|-----------------------------|--|
| école | <i>device</i> OpenCL (CPU, GPU, FPGA, ...) |
| problème à résoudre | programme <i>kernel</i> |
| salle de classe | composante de calcul (coeur CPU, ...) |
| classe d'élèves | group de travail (<i>work-group</i>) |
| élève dans une classe | unité de calcul (<i>work-item</i>) |

mémoire = globale (table noire centrale), locale (table noire dans la classe), privée (notebook)




Figure 4.6 School of math students in OpenCL device analogy




Figure 4.7 OpenCL device model

Exemple de réduction numérique




Figure 10.1
Multistage reduction
in OpenCL

```

sum = 0.0;
for (int i=0; i<1048576; i++)
{
    sum += data[i];
}

__kernel void reduction_scalar (
    __global float* data,
    __local float* partial_sums,
    __global float* output)
{...}

__kernel void reduction_vector (
    __global float4* data,
    __local float4* partial_sums,
    __global float4* output)
{...}

```

Note: 1048576 (2^{20}) *work-items* dans 4096 *work-groups* (256 *work-items* par *work-group*)

OpenCL sur FPGA (DE1-SoC), un exemple

1) PC avec le SDK OpenCL (Quartus, etc.)

Compilation kernel (~35 minutes):

```
> aoc reduction.cl -o reduction.aocx --board delsoc_sharedonly
```

(.aocx = image FPGA)

Compilation (croisée) du code hôte:

```
> arm-linux-gnueabihf-g++ reduction.cxx -o reduction \
-I/users_local1/root/intelFPGA/16.1/hld/host/include \
-L/users_local1/root/intelFPGA/16.1/hld/board/delsoc/arm32/lib \
-L/users_local1/root/intelFPGA/16.1/hld/host/arm32/lib \
-lalteracl -lalterammdpcie
```

2) DE1-SoC board (RTE même version que le SDK)


```
> aoctl diagnose
> aoctl program /dev/acl0 reduction.aocx
> ./reduction
```

Rapport à la fin de la compilation

HLD FPGA Reports (Beta) [View reports...](#)



| | ALUTs | FFs | RAMs | DSPs | Details |
|---------------------------------|-------------|-------------|----------|--------|---------------------------------|
| Kernel System (Logic: 30%) | 20591 (19%) | 28505 (13%) | 99 (19%) | 0 (0%) | |
| Board interface | 2160 | 1908 | 20 | 0 | • Platform i... |
| Global interconnect | 9588 | 10682 | 0 | 0 | • Global int... |
| reduction_complete | 4287 (4%) | 7403 (3%) | 40 (8%) | 0 (0%) | • Number of ... |
| Function overhead | 1618 | 1777 | 0 | 0 | • Kernel dis... |
| Block4.wii_blk | 64 (0%) | 64 (0%) | 0 (0%) | 0 (0%) | |
| Block5 | 656 (1%) | 965 (0%) | 14 (3%) | 0 (0%) | |
| State | 163 | 570 | 1 | 0 | • Resources ... |
| Computation | 493 | 395 | 13 | 0 | |
| reduction_complete_scal_1.cl:31 | 383 | 322 | 13 | 0 | |
| Load | 301 | 298 | 13 | 0 | |
| Pointer Computation (x2) | 48 | 0 | 0 | 0 | |
| Store | 34 | 24 | 0 | 0 | |
| reduction_complete_scal_1.cl:32 | 110 | 73 | 0 | 0 | |
| Block6 | 1285 (1%) | 2178 (1%) | 8 (2%) | 0 (0%) | |
| Block7 | 664 (1%) | 2419 (1%) | 18 (4%) | 0 (0%) | |
| reduction_vector | 4556 (4%) | 8512 (4%) | 39 (8%) | 0 (0%) | • Number of ... |
| Function overhead | 1618 | 1777 | 0 | 0 | • Kernel dis... |
| Block0.wii_blk | 128 (0%) | 128 (0%) | 0 (0%) | 0 (0%) | |




Quel parallélisme pour le FPGA?

- l'exécution parallèle est *innée* à la construction
- granularité au niveau des cellules logiques qui composent les opérations
- parallélisme par chaîne de traitement (*pipeline*)
- nombre arbitraire de registres mémoire
- création et utilisations des bibliothèques OpenCL (RTL)
- optimisations différentes par rapport aux CPUs et GPUs

Biblio:

- [1] DE1-SoC User Manual
- [2] Intel FPGA SDK for OpenCL Cyclone V SoC Getting Started Guide
- [3] Intel FPGA SDK for OpenCL Getting Started Guide
- [4] Intel FPGA SDK for OpenCL Programming Guide
- [5] Intel FPGA SDK for OpenCL Best Practices Guide
- [6] Intel FPGA RTE for OpenCL, Getting Started Guide
- [7] Altera Using Linux on the DE1-SoC
- [8] Khronos The OpenCL Specification 1.1, 1.2
- [9] OpenCL in Action

Merci de votre attention






FPGA ?

- FPGA = N[large] x Logic Cells
- Logic Cell = LUT + Register + MUX
- Look-Up Tables (LUT) = n inputs + 1 output

Ex. LUT doing an AND gate:


| In[1:0] | Out |
|---------|-----|
| 00 | 0 |
| 01 | 0 |
| 10 | 0 |
| 11 | 1 |

- D flip-flop
(memory cell)



interconnect

IO-cells



20

+ multiple clocks (domains).

DE1-SoC Cyclone V

FPGA:

- Dual-core ARM Cortex-A9 (HPS)
- 85K Programmable Logic Elements
- 4,450 Kbits embedded memory

Memory:

- 64MB SDRAM on FPGA
- 1GB DDR3 SDRAM on HPS
- Micro SD Card Socket on HPS

Communication:

- USB 2.0
- 10/100/1000 Ethernet
- PS/2 mouse/keyboard

Display:

- 24-bit VGA

Indicators:

- Six 7-segment displays

Power:

- 12V DC

OpenCL:

- Altera SDK OpenCL 14.0
- Linux Micro SD Card Image
- User Manual

Connectors:

- 40-pin FPGA expansion