1 PREPARED FOR SUBMISSION TO JINST

# <sup>2</sup> Commissioning of the highly granular SiW-ECAL

# a technological prototype

# 4 *E-mail:* irles@lal.in2p3.fr

ABSTRACT: High precision physics at future colliders as the International Linear Collider (ILC) 5 require unprecedented high precision in the determination of the final state of the particles produced 6 in the collisions Thia precission will be achieved thanks to the Particle Flow algorithms (PF) 7 which require compact, highly granular and hermetic calorimeters systems. The Silicon-Tungsten 8 Electromagnetic Calorimeter (SiW-ECAL) technological prototype design and R&D is oriented 9 at the baseline design of the ECAL of the International Large Detector (ILD) for the ILC. In this 10 article we present the commissioning and the performance of the prototype in a beam test carried 11 at DESY in June 2017. 12

13 KEYWORDS: Calorimeter methods, calorimeters, Si and pad detectors

# 14 Contents

15	1	Introduction	1
16	2	The SiW-ECAL technological prototype	2
17		2.1 Silicon sensors	3
18		2.2 SKIROC: Silicon pin Kalorimeter Integrated ReadOut Chip	3
19		2.3 Active Sensor Units	4
20		2.4 Data AcQuisition system	4
21		2.5 Fully equipped readout modules: the SLABs	5
22		2.6 The prototype setup	7
23	3	Commissioning	7
24		3.1 Tagging and control of the noisy channels.	8
25		3.2 Optimal trigger threshold determination	8
26		3.3 S/N ratio for the trigger decission	10
27		3.4 Prospects	10
28	4	Performance in a beam test with positrons at DESY	12
29		4.1 Noise study and MIP calibration	13
30		4.1.1 S/N for charge measurement	15
31		4.2 Pedestal and noise stability in a magnetic field	15
32		4.3 Pedestal stability in electromagnetic shower events	17
33	5	Summary	18
34	6	Outlook	18
35	A	Apendix: Filtering of fake triggers	20

# 36 1 Introduction

Future accelerator based particle physics experiments require very precise and detailed reconstruc-37 tion of the final states produced in the beam collisions. A particular example is the next generation 38 of  $e^+e^-$  linear colliders such the ILC[1–5]. This project will provide collisions of polarized beams 39 with center-of-mass energies of 250 GeV - 1 TeV. These collisions will be studied by two multipur-40 pose detectors: the International Large Detector (ILD) and the Silicon Detector (SiD)[5]. To meet 41 the precision levels required by the ILC physics goals, new techniques relying on single particle 42 separation to make possible the choice of the best information available in the full detector to 43 measure the energy of the final state objects have been developed. These techniques are called 44

Particle Flow (PF) techniques [6–8] and allow to reduce the impact of the poor resolution of the
calorimeter systems (compared with trackers) in the overall reconstruction. The PF algorithms
impose some special requirements in the design of the detectors. For example, it requires highly
granular, compact and hermetic calorimeters.

The CALICE collaboration is driving most of the efforts on R&D of highly granular calorime-49 ters [8] for future linear colliders by investigating and building prototypes for several calorimeter 50 concepts. One of these calorimeters is the silicon-tungsten electromagnetic calorimeter, SiW-51 ECAL. The SiW-ECAL is the baseline choice for the ILD electromagnetic calorimeter. It has 52 silicon (Si) as active material and tungsten (W) as absorber material, amounting up to 24  $X_0$  of 53 thickness which corresponds to ~ 1  $\lambda_I$  (interaction length). The combination of Si and W choices 54 makes possible the design and construction of a very compact calorimeter with highly granular 55 and compact active layers: 30 layers in total in the barrel region in modules of 20 cm thick. It 56 will be built an alveolar structure of carbon fiber into which modules made of tungsten plates and 57 the active sensors will be inserted. The very-front-end (VFE) electronics will be embedded in 58 the detector units. The silicon sensors will be segmented in squared cells (or channels) of 5x5 59 mm: a total of  $\sim 100$  million readout channels will constitute the ECAL for ILD and a density of 60 channels of 6000 channels/dm<sup>3</sup> in the barrel. The desired signal dynamic range in each channel 61 goes from 0.5 MIP to 3000 MIPs, where the MIP acronym stands for the energy deposited by a 62 minimum-inonizing-particle. To reduce overall power consumption, the SiW-ECAL will exploit 63 the special bunch structure foreseen for the ILC: the  $e^+e^-$  bunches trains will arrive in spills of ~ 1-2 64 ms width separated by  $\sim 200$  ms. The data acquisition will be gated during these short windows and 65 during the idle time the bias currents of the electronics will be shut down. This technique is usually 66 denominated power pulsing. In addition to this, to cope with the large amount of channels, the 67 calorimeters should work in self-trigger mode (each channel featuring an internal trigger decision 68 chain) and zero suppression mode. 69

# 70 2 The SiW-ECAL technological prototype

The first SiW-ECAL prototype was the so called SiW-ECAL physics prototype. It was success-71 fully tested at DESY, FNAL and CERN running in front of another prototype from the CALICE 72 collaboration, the analogue hadronic calorimeter AHCAL, delivering the proof of concept of the 73 technology and the PF calorimetry. For the physics prototype, the VFE was placed outside the 74 active area with no particular constraints in power consumption. It consisted of 30 layers of Si as 75 active material alternated with tungsten plates as absorber material. The active layers were made of 76 a matrix of 3x3 Si wafers of 500  $\mu$ m thickness. Each of these wafers was segmented in matrices of 77 6x6 squared channels of  $1x1 \ cm^2$ , allowing for a potential density of 1500 channels/dm<sup>3</sup> assuming 78 the ILD baseline design constraints on the material repartition and compactness. The prototype 79 was divided in 3 modules of 10 layers with different W depth per layer in each of these modules 80  $(0.4, 1.6 \text{ and } 2.4 X_0)$  making a total of 24  $X_0$ . That very first prototype offered a signal over noise 81 on the measured charge of 7.5 for MIP like particles. More results proving the good performance 82 of the technology and the PF can be found in references [9-14]. 83

The current prototype is called the SiW-ECAL technological prototype. It addresses the main technological challenges: compactness, power consumption reduction through power pulsing and VFE inside the detector close to real ILD conditions. It will also provide data to deeply study the PF and provide input to tune simulation programs as for example GEANT4[15–17] which is widely used in particle physics to simulate the passage of particles through matter. In this section we described in detail the main features and characteristics of the technological prototype.

# 90 2.1 Silicon sensors

The sensors consist of high resistivity (bigger than 5000  $\Omega$ ·cm) silicon wafers with a thickness of 91  $320\mu m$ . The size of the wafers is  $9 \times 9 \text{ cm}^2$  and each of them is subdivided in an array of 256 92 PIN diodes of  $5 \times 5 \text{ mm}^2$ . A MIP traversing the PIN parallel to its normal will create ~ 80  $h^+e^-$ 93 pairs per  $\mu$ m which corresponds to 4.1 fC for particles incident perpendicularly to its surface. The 94 original design of the silicon wafers included an edge termination made of floating guard-rings. It 95 was observed in beam tests [18, 19] that the capacitive coupling between such floating guard-rings 96 and the channels at the edge created not negligible rates off fake events in tests with high energy 97 beams (pions and electrons with energies larger than 20-40 GeV) An R&D program together with 98 Hamamatsu Photonics (HPK Japan) was conducted to study the guard-rings design as well as the 99 internal crosstalk. It was concluded that using wafers without guard rings and with a width of the 100 peripheral areas lower than 500 $\mu$ m thanks to the use of stealth dicing technique, the amount of these 101 squared events can be reduced to be at negligible level. For the setup described this article we used 102 different solutions for the edge terminations. For all of them, the expected levels of fake events 103 are negligible due to the low energy of the interactions studied in this paper: MIP like particles or 104 electromagnetic showers created by particles of few GeV from the DESY beam. Therefore, they 105 are not further discussed here. 106



# 107 2.2 SKIROC: Silicon pin Kalorimeter Integrated ReadOut Chip

Figure 1. The schematics of the analog part of SKIROC2. High-stack picture (right bottom corner)

<sup>108</sup> The SKIROC[20] (Silicon pin Kalorimeter Integrated ReadOut Chip) is a very front end ASIC <sup>109</sup> (application-specific integrated circuits) designed for the readout of silicon PIN diodes. In its <sup>110</sup> version SKIROC2 it consists of 64 channels in AMS 0.35  $\mu$ m SiGe technology. A schematic view

of the analog part of the SKIROC2 is shown in Figure 1. Each channel comprises a low noise charge 111 preamplifier of variable gain followed by two branches: a fast shaper for the trigger decision and a 112 set of dual gain slow shapers for charge measurement. The gain can be controlled by modifying the 113 feedback capacitance during the configuration of the detector. With the lowest gain, 6pF, the ASIC 114 will handle a linear dynamic range from 0.1 to up to 1500 MIPs. Finally, a Wilkinson type analogue 115 to digital converter fabricates the digitized charge deposition that can be readout. Once one channel 116 is triggered, the ASIC reads out all 64 channels adding a bit of information to tag them as triggered 117 or not triggered and the information is stored in a 15 cell deep physical switched capacitor array 118 (SCA). 119

The SKIROC ASICs can be power-pulsed by taking advantage of the ILC spill structure: the bias currents of the ASIC can be shut down during the idle time between bunch trains. With this method, the ASIC is able to reduce its power consumption down to 25  $\mu$ W per channel, meeting the ILC requirements. The power pulsing feature is used for all the results discussed in this paper and for first time in long periods of data taking in beam test.

# 125 2.3 Active Sensor Units

The entity of sensors, thin PCB (printed circuit boards) and ASICs is called Active Signal Units or ASU. An individual ASU has a lateral dimension of  $18x18 \text{ cm}^2$ . The ASUs are currently equipped further with 16 SKIROC2 ASICs for the read out and features 1024 square pads (64 per ASIC) of 5x5 mm. The channels and ASICs are distributed along the ASU as shown in Figure 2. Each ASU is equipped with 4 silicon wafers as the described in Section 2.1. The high voltage is delivered to the wafers using a HV-kapton sheet that covers the full extension of the wafers.

The current version of the PCB is called the FEV11. It has a thickness of 1.6mm which grows 132 up to 2.7mm when the ASICs in its current packaging (1.1 mm thick LFBGA package) are bonded 133 in top of it. With these characteristics, a potential density of 4300 channels/dm<sup>3</sup> is achievable 134 keeping the space and interaction length requirements of the the baseline design of the ECAL for the 135 ILD. This number should be compared with the density achieved in beam tests with the physics 136 prototype: 1500 channels/dm<sup>3</sup>. With the first versions of the technological prototype we reached 137 similar potential density level as in the current version but equipping only a quarter of the ASUs 138 surface [24]. 139

# 140 2.4 Data AcQuisition system

The subsequent chain of the data acquisition (DAQ)[21] system consists of three components. They are enumerated from upstream to downstream from the data flow perspective:

The first component is the so called detector interface (DIF) which is placed at the beginning
 of each layer holding up to 15 ASUs.

All DIFs are connected by single HDMI cables to the concentrator cards as the second component: the Gigabit Concentrator Cards (GDCCs). These cards are used to control up to 7 DIFs. They collect all data from the DIFs and distribute among them the system clock and fast commands.



**Figure 2**. Repartition of the ASIC (up) and channels (down) in one ASU. In this perspective, the PCB is in the top and the sensors are in glued in the back. The channels are separated (in x and y) by 5.5 mm. The empty cross in the middle of the ASU corresponds to the 1 mm separation between the sensors. The areas covered by the different ASICs and channels are labeled with numbers following design and DAQ criteria: from 0-16 in the case of the ASICs and from 0-63 in the case of the channels.

- The most downstream component, is the clock and control card (CCC) which provides a clock, the control fan-out of up to 8 GDCCs and accepts and distributes external signals (i.e. signals generated external pulse generator to simulate the ILC spill conditions).
  - The whole system is controlled by the Calicoes and the Pyrame DAQ software version 3 [22, 23].

152

# **2.5 Fully equipped readout modules: the SLABs**

<sup>154</sup> A fully equipped readout module is shown in Fig. 3. These modules are called SLABs and consist <sup>155</sup> of a chain of one or several fully equipped ASUs connected to a data acquisition system (DAQ)



Figure 3. Open single SLAB with FEV11 ASU, 16 SKIROC 2 and the interface card visibles.



Figure 4. Process flow for the assembly of the SiW-ECAL SLABs.

through an adapter board, called SMBv4. The SMBv4 also serves as to hold other services as power connectors or the super capacitances used for the power pulsing. These capacitances of 400mF with 16 m $\Omega$  of equivalent serial resistance are extra dimensioned to provide enough local storage of power to assure stable low voltage levels during the power pulsing. The readout modules are embedded on a "U" shaped carbon structure to protect the wafers. The full system is then covered by two aluminum plates to provide electromagnetic shielding and mechanical stability.

For the production of the small sample of SLABs studied in this document, a scalable working procedure has been established among several groups [25] profiting from the funding of projects like AIDA2020 or the HIGHTEC emblematic project of the P2IO. A schematic view of this assembly procedure chain can be seen in Figure 4. For more details we refer to Ref.[25]. This process is to be extrapolated to a full assembly procedure for e.g. the ILD detector.

# 167 2.6 The prototype setup

A picture showing the SiW-ECAL technological prototype setup can be seen in Figure 5. The current prototype consists on 7 layers of SLABs housed in a PVC and aluminum structure that can host up to 10 layers in slots separated by 15mm each. The first six layers were placed in the first six slots and the last one was in the last slot, with respect to the beam pipe. In the following sections, we will refer to layers number 1 to 7, where the 1 is the closest to the beam pipe and 7 is the farthest. This setup is used for commissioning (Section 3) and for the beam test (Section 4). In both cases, the detector was running in power pulsing mode.



Figure 5. Prototype with 7 layers inside the aluminum stack.

# 175 **3** Commissioning

Earlier experiences with the SKIROC2 ASIC are reported in Refs. [24, 26]). Internal SKIROC2 parameters reported in these references are adopted in the following unless stated otherwise. For example, a gain value of 1.2pF for the preamplifier is used. With this gain, the SKIROC2 features a linearity better than 90% for 0.5-200 MIPs, which is sufficient for electromagnetic showers created by few GeV electrons or positrons.

The main goal of the the commissioning procedure is the optimization of the trigger thresholds to levels in which we are able to record physics signals bellow the MIP level without saturating our DAQ with noise signals. This requires a careful and systematic procedure to:

identify the readout channels that are noisy in high trigger threshold above MIP signal
 conditions;

<sup>186</sup> 2. and select the optimal trigger threshold levels.

<sup>187</sup> During the commissioning, we observed the repetition of coherent noise events affecting to <sup>188</sup> several SLABs at the end of acquisitions with long gating time. The situation could be remedied by improving the isolation of the individual SLABs and by reducing the data taking to short gating times. In any case, all runs dedicated to the commissioning are usually characterized by their short gating windows for the acquisition (1-2ms) at low repetition frequencies (1-5 Hz) to minimize the chances of having real events due to cosmic rays during the data taking.

# **3.1** Tagging and control of the noisy channels.

The list of the noisy channels was obtained by means of dedicated data taking runs. In these runs we scan relatively high trigger thresholds (between 1-3 MIPs) and progressively mask channels that exhibit counts. In each step, the decision of tagging a channel as noisy was taking following the next rules:

if the channel was triggered at rates larger than 0.5-1% of the total number of triggers per
 ASIC it was added to the list;

if a channel was tagged as noisy in, at least, three of the SLABs, it was tagged as noisy for all
 and added to the list of channels being suspect of suffer from routing issues.

Following this procedure, we found to different types of noisy channels. One set consists of channels randomly distributed along the surface of every ASU and the other consists of channels located in specific areas and systematically noisy in all the ASUs. Preliminary inspections of the PCB layout hint that the channels in the latter set may be noisy due to improvable routing of the PCB. Deeper studies on the PCB routing must be conducted to clarify this. All the noisy channels have been identified and masked and the power of their preamplifiers has been disabled. All the results shown in the following sections are obtained in these conditions.

In addition to the different noisy channel types described above, we also have masked full sectors of the SLABs if an ASIC was tagged as faulty (at least 70% of channels listed as noisy) or if a Si-wafer was damaged (high leakage currents). The results of this study is summarized in Figure 6.

# 213 **3.2** Optimal trigger threshold determination

After the noisy channels have been masked, dedicated trigger threshold scan runs are taken, and 214 the results are shown in the threshold scan curves where the x-axis represents the threshold value 215 and the y-axis the number of recorded signals normalized to 1. The threshold values are given 216 in internal DAC units which are translated to meaningful physical quantities in Section 3.3. In 217 the absence of external signals (cosmic rays, injected signals, etc) the falling edge position in the 218 threshold scan curves is due to the electronic noise at the output of the fast shaper (the trigger 219 decision branch on the SKIROC) and it depends on the slow clock frequency. These threshold scan 220 curves are approximated by a complementary error function: 221

$$\frac{2p_0}{\sqrt{(\pi)}} \int_{\frac{DAC-p_1}{p_2}}^{\infty} e^{-t^2} dt,$$
(3.1)

where  $p_0$  is 1/2 of the normalization,  $p_1$  is the value in which the noise levels are the 50% of its maximum and  $p_2$  give us the width of the threshold scan curve. In Figure 7 two threshold scans curves are shown together with the fit by the theoretical function.



**Figure 6**. Fraction of channels that are tagged as noisy in all slabs. Top: different type of noisy channels per slab. Bottom: break down of the total number of noisy channels per ASIC. The ASICs 4-7 (wafer issue) and 10 from layer 1 and the ASIC 4 from layer 7 are not included in the second plot since they are fully masked.

For every ASICs, after performing the fit of the theoretical curves to the threshold scans, the average values of the  $p_1$  and  $p_2$  are calculated. These are represented by  $< p_{1,2}^{ASIC} >$  in the following. The optimal threshold value of every ASIC, in DAC units, was chosen using the following formula

$$DAC_{optimal}^{ASIC} = maximum(\langle p_1^{ASIC} \rangle + 5 \times \langle p_2^{ASIC} \rangle, 230).$$
(3.2)

This formula was applied if at least the the 30% of the 64 channels in the ASIC could be fitted. If not, a global threshold value of 250 was set.

The optimal trigger threshold values for all ASICs are shown in Figure 10, in internal DAC units and in MIPs. In the next section we explain how the conversion is done.



Figure 7. Two threshold scan curves.

#### 232 3.3 S/N ratio for the trigger decission

Performing threshold scan scurves using real signals allow to calculate the signal over noise (S/N) ratio for the trigger decission. For that we compare the curves for 1 MIP and 2 MIP injected signals. The S/N(trigger) is, in the following, defined as the ratio between the distance of both curves at its 50% and the width of the curves. In Figure 8 we see the 1 MIP and 2 MIP curves obtained for several channel in a SKIROC testboard in which a single SKIROC2 in BGA package is placed and the 1 MIP and 2 MIPs signals are directly injected in the preamplifier (via a 3 pF capacitor located in the injection line as shown in Figure 1).

We have obtained similar results using real signals, in this case cosmic rays signals. This is shown in Figure 9 where we show the result of the fit to the threshold scan curves cosmic rays integrated for all channels in one ASIC. For completeness, the fit of threshold scan curves for all channels in the same ASIC are also shown.

From these two results we extract the value of

$$S/N(trigger) = 12.9 \pm 3.4$$
 (3.3)

for the trigger branch. The central value is calculated from Figure 1 by the comparison of the 1 and 245 2 MIP curves and using the width of the 1 MIP curve in the denominator. The estimated uncertainty 246 has two components: the difference of width between the 1 and 2 MIP curves of injected signals 247 and the differences (width and middle point) between the 1 MIP curves for injected and cosmic 248 ray signals. With this value of the S/N we are able to trigger the detector with small signals of the 249 size of  $\sim 0.5$  MIP. This is seen in in Figure 10, where the chosen threholds of every ASIC being 250 tested in beam are shown. However dedicated studies in beam test are needed in order to reduce the 251 uncertainty of this measurement. 252

### 253 3.4 Prospects

The commissioning procedure described above relies on very conservative decisions due to the presence of unknown noise sources during largest of the commissioning phase. These sources



**Figure 8**. Threshold scan curves with charge injection (1 MIP in blue and 2 MIPs in red) for two different channels in a SKIROC2 testboard.



**Figure 9**. Threshold scan curves for noise (channel by channel, only the result of the fit) and cosmic rays (all channels together) for one ASIC in layer 2.

are now well know and therefore a new noise commissioning procedure has been studied. It will consist on an iterative algorithm that first will identify and mask the channels in which the number of triggers per channel will be compared with the number of expected triggers assuming only cosmic rays as signal. This will allow us to have a definition of the noise levels for each channel



Figure 10. Summary of the trigger threshold settings in internal DAC units and in MIP units.

independently instead of relatively to the total number of triggers recorded by the ASIC. Finally,
 once the noisy channels are identified, the threshold are further optimized with a last run for the
 identification of the residual noisy channels.

Using this new procedure we manage to reduce the number of masked channels by a factor of two without any loss of performance, at least in the laboratory and using 3 of the 7 SLABs. This new procedure will also be applied in the next beam test. Also, in order to optimize the commissioning of the detector, we propose a new set of measurements in the next beam test such as a threshold scan for the determination of the S/N in the trigger line. The later can be done by the comparison of threshold curves taken with incident MIP-acting particles and MIP-acting particles traversing the detector tilted by 45 degrees with respect to the beam direction.

# **270 4 Performance in a beam test with positrons at DESY**

The beam line at DESY provides continuous positron beams in the energy range of 1 to 6 GeV with

- rates from a few hundreds of Hz to a few kHz with a maximum of  $\sim$  3 kHz for 2-3 GeV. In addition,
- <sup>273</sup> DESY gives access to a bore 1 T solenoid, the PCMag.
- The physics program of the beam test can be summarized in the following points:
- Calibration without tungsten absorber using 3 GeV positrons acting MIPs directed to 81 position equally distributed over the modules.

Test in magnetic field up to 1 T using the PCMag. For this test a special PVC structure was designed and produced to support one single SLAB. The purpose of such test was twofold:
 first to prove that the DAQ, all electronic devices and the mechanical consistency of the SLAB itself are able to handle strong magnetic fields; second to check the quality of the data and the performance of the detector during the data taking when running in a magnetic field.

Response to electrons of different energies with fully equipped detector, i.e. sensitive parts
 *and* W absorber, with three different repartitions of the absorber material:

- W-configuration 1: 0.6, 1.2, 1.8, 2.4, 3.6, 4.8 and 6.6 *X*<sub>0</sub>
  - W-configuration 2: 1.2, 1.8, 2.4, 3.6, 4.8, 6.6 and 8.4 X<sub>0</sub>
- W-configuration 3: 1.8, 2.4, 3.6, 4.8, 6.6, 8.4 and 10.2 *X*<sub>0</sub>

First reports on this beam test can be find in Refs. [27, 28]. These results have extended and are discussed in the following sections. In Section 4.1 we discuss in detail the results of the pedestal, noise and MIP calibration. We show also results on the pedestal and noise stability when running inside a magnetic field in Section 4.2 and in electromagnetic shower events in Section 4.3. The study of the calibration of the prototype in electromagnetic shower events is due to a future publication.

#### 293 4.1 Noise study and MIP calibration

284

285

286

In Figure 11 we show the signal and pedestal distribution of a single channel after subtracting the pedestal mean position. The results of the MIP calibration fit are shown in red. The signal distribution is integrated over all SCAs. For cosmetic reasons the pedestal distribution is shown only for the first SCA.



**Figure 11**. Pedestal (blue dashed line) and signal (black continuous line) distribution for one channel in the third layer.

The pedestal is calculated as the mean position of the distribution of the ADC values for all channels without trigger. The noise is associated to the width of the distribution. The pedestal correction is done layer-, chip-, channel- and SCA-wise due to the large spread of values between pedestals, as observed in Figure 12 (left plot) and Figure 13 (also left plot). For the noise, the dispersion is much smaller ( $\sim 5\%$ ). This is shown in the right plots of Figures 12 and 13. From now on, the pedestal correction is applied to all the results presented. The resulting spectra are



Figure 12. Pedestal mean position (left plot) and width (right plot) for all channels in one layer.



Figure 13. Pedestal mean position (left) and width (right) for all channels and all SCAs in the setup.



Figure 14. Result of the MIP position calculation and signal over noise calculation for all calibrated channels.

fit by a Landau function convoluted with a Gaussian. The most-probable-value of the convoluted
function is taken as the MIP value, allowing thus for a direct conversion from ADC units to energy
in MIP units. The fit succeeded in 98% of the cases and the spread of the resulting MPV is 5%.
The remaining channels will be discarded. Results are summarized in figure 14, leftmost plot.
The Figure 15 shows the response of all channels integrated over the calibration run. This plot



**Figure 15**. Energy distribution for all calibrated channels when selecting incident tracks of 3 GeV positron acting as MIPs.

is obtained after further refinement of the sample by selecting incident tracks. The maximum peaks
at 1 MIP as expected after a good calibration. In addition to this, a second and a third peaks are
visible as shoulders. These shoulders are associated to events involving multiple particles crossing
the detector.

To evaluate the single hit detection efficiency we define a high purity sample of events by 313 selecting tracks with at least 4 layers with a hit in exactly the same channel. Afterwards we check 314 which layers have or not a hit in the same or in the closest neighboring channels with energy larger 315 or equal than 0.3 MIP. We repeat this procedure for all channels. The results are shown in Figure 316 16. Except few exceptions, the efficiency is compatible with 100%. The low efficiencies in the first 317 layer are related to the presence of noisy channels not spotted during the commissioning. These 318 channels may saturate de acquisition in their ASICs. In the last layer we also observe a few small 319 deviations which are associated to the outliers channels, hinting for a small misalignment of the last 320 layer. 321

#### 322 4.1.1 S/N for charge measurement

The S/N(charge) for the charge measurement of cells readout by an ASIC that has recorded a trigger is defined as the ratio between the most-probable-value of the Landau-gauss function fit to the data from MIP scan runs and the noise (the pedestal width). This quantity has been calculated for all channels and all layers. Results are summarized in Figure 14, rightmost plot. This definition corresponds to the S/N of the SiW-ECAL technollogical prototype quoted in past references, *i.e.* Ref. [24]. This value of the S/N(charge) shows that, if a trigger is present, we will be able to measure very low energies, *i.e.* 0.2-0.25 MIP, in the other cells.

# **330** 4.2 Pedestal and noise stability in a magnetic field

<sup>331</sup> The data taking inside the magnetic field has been divided in three runs:



**Figure 16**. MIP detection efficiency for all layers and ASICs in high purity samples of tracks of MIP-like acting particles.



**Figure 17**. Average deviation of the pedestal mean position (left) and width (right) for all channels in the ASIC 12.

<sup>332</sup> 1. a with a magnetic field of 1 T;

<sup>333</sup> 2. a run with 0.5 T;

The beam, 3 GeV positrons, was directed in the area of the PCB readout by the ASIC number 12. The pedestal positions and noise levels of the channels of the ASIC 12 when the SLAB is inside of the PCMag are compared with the results from the calibration run described in the previous section. This is shown in Figure 17. We see that the agreement is perfectly good within the statistical uncertainties. Due to the lower rates in this beam area, the analysis is only done up to few SCAs.

<sup>334 3.</sup> and a final run with the magnet off.

#### **4.3** Pedestal stability in electromagnetic shower events

In this section we discuss the pedestal stability in events with large amount of charge collected by the ASICs, as are the electromagnetic shower events. All the results shown in this section correspond to data taken during the tungsten program, using the W-configuration number 2 when shooting the beam in the area registered by the ASIC 12 (and partially in the 13). For simplicity, only information recorded by ASIC 12 will be shown. In order to select a high purity of electromagnetic shower like the events, we used a simple criteria: select only events with at least 6 of the layers with at least a hit with E > 0.5 MIP.



**Figure 18**. Left: mean position of the projection of the pedestal distribution of all channels calculated when different energies are collected in the ASIC (in bins of 10 MIPs). Right: same but as a function of the number of hits. In both cases, the results are shown for few SCA. The points for the curves with SCA different than zero are slightly shifted in the x-axis to optimize the visualization.

Two main observations have been extracted from the recalculation of the pedestals and its 349 comparison with the values obtained previously during the calibration runs. The first observation 350 consists in a relatively small drift of the pedestal values towards lower values when the collected 351 energy is high *i.e.* when the number of triggered channels is large. This is shown in Figure 18 for 352 several SCAs. A small dependence, in all SCAs, of the pedestal position on the amount of charge 353 collected by the ASIC is observed. This feature is known and it is due to the architecture of the 354 SKIROC2 ASICs where high inrush of currents can slightly shift the baseline of the analogue power 355 supply. The second observation extracted from this analysis can be also seen in Figure 18 but more 356 clearly in Figure 19: in addition to the small drift of the pedestal value an SCA-alternate global 357 shift is observed. We see that the effect is enhanced when large amounts of charge are deposited 358 in the ASIC (*i.e.* at larger beam energies or for the layers in the maximum of the shower profile). 359 We also observed that this alternation is only SCA dependent and does not depends on the time in 360 which the deposit of energy occurs within the acquisition. This is not yet fully understood although 361 the fact that the effect is observed in alternate SCAs hints that something is affecting to the digital 362 part of the ASIC (where the SCAs enter in play). Dedicated tests in the laboratory and in the beam 363 are needed in order to clarify this issue. 364



Figure 19. Average value over all channels in ASIC 12 of the pedestals position for each SCA in electromagnetic shower events.

#### 365 5 Summary

The R&D program of the highly granular SiW-ECAL detector is in an exciting phase. After the 366 proof of principle of the imaging calorimetry concept using the physics prototype, the technological 367 prototype is being constructed and tested. In this document we describe the commissioning and 368 beam test performance of a prototype built in with the first fully assembled detector elements, in 369 contrast with previous beam tests. In addition, with the setup used in this beam test we reached 370 levels of granularity similar to the targets of the ILD detector for the ILC. This is also the first time 371 that a SiW-ECAL prototype continuously takes data in a beam test running in power pulsing mode, 372 one of the crucial features for the detectors for the ILC. Finally, we tested the performance of the 373 detector modules working for long periods inside magnetic fields. 374

A very comprehensive and detailed commissioning procedure has been established and optimized allowing us to identify and isolate the different noise sources that could spoil the data taking. The beam test has provided a lot of useful data to study the performance of the detector and to perform a channel by channel calibration, showing a good homogeneity with a spread of the 5% for all channels. Two S/N quantities are calculated: one for trigger decission,  $12.9 \pm 3.4$ , and a second one for charge measurement when a trigger has been already set,  $20.4 \pm 1.5$ .

# 381 6 Outlook

In parallel to the work described here, several R&D efforts are being carried. One of these efforts is directed to the design and test of new ASICs. In fact, a new generation of the SKIROC, the 2a, has been delivered, tested in the dedicated testboards and it has been integrated in new ASUs. In addition, a new generation of the ASIC, SKIROC3, is foreseen for the final detector construction. In contrast with SKIROC2/2a, the new ASIC will be fully optimized for ILC operation, *i.e.* full zero suppression, reduced power consumption etc.

Many efforts are also concentrated in the construction and test of long SLABs made of several ASUs enchained since we know that the ILD ECAL will host long layers of up to ~2.5m. This device constitutes a technological challenge in both aspects, the mechanical (very thin and long structure with fragile sensors in the bottom make complicated the assembly procedure and the



**Figure 20**. Two FEV11\_COB boards with 16 SKIROC2a wire bonded. The ASICs are protected with watch glasses.

handling...) and the electrical (we need to ensure and control the transmission of signals and high
currents along the full device). For example, interconnections between ASUs and between ASU
and interface card are one of the most involved parts of the assembly and require close collaboration
between mechanical and electronic engineers. A first long SLAB prototype of ~ 8 ASUs has been
already tested in beam test also in DESY in 2018.

In parallel, a different proposal for a thiner ASU design is being investigated. This is motivated 397 by the high density of channels demanded by the Particle Flow algorithms. In this alternative PCB 398 design the ASICs are directly placed on board of the PCB in dedicated cavities. The ASICS will be 399 in semiconductor packaging and wire bonded to the PCB. This is the so-called COB (chip-on-board) 400 version of the ASU. A small sample of FEV11 COBs (same connexion pattern with the interface 401 card than FEV11) with a total thickness of 1.2 mm (to be compared with the 2.7 of the LFBGA 402 solution in the FEV11) has been produced and tested in the laboratory showing its readiness for 403 tests with particle beams. A sample can be seen in Figure 20. These new boards maximize the 404 density of channels (6000 channels/dm<sup>3</sup>) for the ECAL of the ILD and will allow to satisfy the 405 baseline requirements of the ECAL for the ILD. 406

Finally, intensive R&D on the compactification of the DAQ to meet the tight space requirements for the ILD is being done by the SiW-ECAL collaboration.

It is foreseen that all these developments, with the exception of the SKIROC3, will be tested with particle beams during 2018-2019.

# 411 Acknowledgments

<sup>412</sup> This project has received funding from the European Union's Horizon 2020 Research and Innovation

<sup>413</sup> program under Grant Agreement no. 654168. This work was supported by the P2IO LabEx (ANR-

414 10-LABX-0038), excellence project HIGHTEC, in the framework 'Investissements d'Avenir' (ANR-

<sup>415</sup> 11-IDEX-0003-01) managed by the French National Research Agency (ANR). The research leading

to these results has received funding from the People Programme (Marie Curie Actions) of the

European Union's Seventh Framework Programme (FP7/2007-2013) under REA grant agreement,

<sup>418</sup> PCOFUND-GA-2013-609102, through the PRESTIGE programme coordinated by Campus France.

The measurements leading to these results have been performed at the Test Beam Facility at DESY
 Hamburg (Germany), a member of the Helmholtz Association (HGF).

# **421 A Apendix:** Filtering of fake triggers

Several types of fake signals have been observed in the technollogical prototype since its construction and test. A detailed description of them can be found in previous articles, as for example, in Ref. [24]. All these fake signals are easily identified and tagged during the data acquisition and removed afterwards from the analysis not introducing any significance loss of performance as can be seen, for example, in the hit detection efficiency plots (see Section 4.1). In the following, we briefly describe the status of the monitoring, debugging and filtering of such kind of events.

# 428 Empty triggers

Empty trigger events are a well known feature of SKIROC2. The SKIROC2 uses an OR64 signal to mark the the change to a new SCA when a signal over threshold is detected. The empty triggers appear when during the acquisition the rising edge of the slow clock falls during the OR64 signal and therefore the change to a new SCA is validated twice. This effect creates around 17% of empty events which are easily filter and removed from the analysis. The ratio of empty triggers in the new SKIROC2a has been reduced to the  $\sim 2 - 3\%$  by reducing the length of the OR64 signal.

# 435 Plane events and retriggers

Another well know issue is the appearance of bunches of consecutive fake triggers, called retriggers, 436 that saturates the DAO. Although the ultimate reason of the appearance of these events remains not 437 clear, it is suspected that they are related to distortions of the power supply baselines. We know 438 that the SKIROC2 and 2a preamplifiers are referenced to the analog power supply level, therefore. 439 any voltage dip can ve seen as signal by the preamplifiers. Moreover the presence of a high inrush 440 of current due to many channels triggered at the same time can create these voltage dips and also 441 produce the so called plane events (most of the channels trigered at once). In previous studies 442 the ratio of retriggers and plane events was reduced by improving the power supply stabilization 443 capacitances. 444

Studying the MIP calibration data of this beam test we have noticed that the concentration 445 of the retriggers and plane events in ASICs far from the beam spot is higher than in the ASICs 446 that are reading out the information of real hits. We have also observed that the concentration of 447 these events is higher in the nearby of channels that were masked as suspicious of suffering from 448 routing issues. The ratio these events have been estimated to be of 1 - 3% in the ASICs where 449 high frequency interactions are produced (*i.e.* using 3 GeV positrons ate 2-3 kHz) and at higher 450 rates even larger than 40% in other ASICs far from the beam spot. Moreover, it has been noticed a 451 correlation between the time that an ASIC was full and the time of the appearance of some retriggers 452 in other areas of the PCB. This correlation corresponds to  $\sim 1.6 \ \mu s$  which hints of a distortion on 453 the analogue power supply when the signal that informs the DIF that one ASIC memory is full is 454 transmitted through the PCB. 455

#### 456 **References**

- [1] T. Behnke, J. E. Brau, B. Foster, J. Fuster, M. Harrison, J. M. Paterson et al., *The International Linear Collider Technical Design Report Volume 1: Executive Summary*, 1306.6327.
- [2] H. Baer, T. Barklow, K. Fujii, Y. Gao, A. Hoang, S. Kanemura et al., *The International Linear Collider Technical Design Report Volume 2: Physics*, 1306.6352.
- [3] C. Adolphsen, M. Barone, B. Barish, K. Buesser, P. Burrows, J. Carwardine et al., *The International Linear Collider Technical Design Report Volume 3.1: Accelerator & in the Technical Design Phase*, 1306.6353.
- [4] C. Adolphsen, M. Barone, B. Barish, K. Buesser, P. Burrows, J. Carwardine et al., *The International Linear Collider Technical Design Report Volume 3.II: Accelerator Baseline Design*, 1306.6328.
- [5] H. Abramowicz et al., *The International Linear Collider Technical Design Report Volume 4: Detectors*, 1306.6329.
- [6] J.-C. Brient and H. Videau, *The Calorimetry at the future e+ e- linear collider*, *eConf* C010630
   (2001) E3047, [hep-ex/0202004].
- [7] V. Morgunov and A. Raspereza, *Novel 3-D clustering algorithm and two particle separation with tile HCAL*, in *Linear colliders*. *Proceedings, International Conference, LCWS 2004, Paris, France, April 19-23, 2004*, pp. 431–436, 2004. physics/0412108.
- [8] F. Sefkow, A. White, K. Kawagoe, R. Pöschl and J. Repond, *Experimental Tests of Particle Flow Calorimetry*, *Rev. Mod. Phys.* 88 (2016) 015003, [1507.05893].
- [9] CALICE collaboration, C. Adloff, J. Blaha, J. J. Blaising, C. Drancourt, A. Espargiliere, R. Galione
  et al., *Tests of a particle flow algorithm with CALICE test beam data*, *JINST* 6 (2011) P07005,
  [1105.3417].
- [10] CALICE collaboration, J. Repond et al., *Design and Electronics Commissioning of the Physics Prototype of a Si-W Electromagnetic Calorimeter for the International Linear Collider, JINST* 3
   (2008) P08001, [0805.4833].
- [11] CALICE collaboration, C. Adloff et al., *Response of the CALICE Si-W electromagnetic calorimeter physics prototype to electrons*, *Nucl. Instrum. Meth.* A608 (2009) 372–383, [0811.2354].
- [12] C. Adloff et al., *Study of the interactions of pions in the CALICE silicon-tungsten calorimeter prototype*, *JINST* 5 (2010) P05007, [1004.4996].
- [13] CALICE collaboration, C. Adloff et al., *Effects of high-energy particle showers on the embedded front-end electronics of an electromagnetic calorimeter for a future lepton collider*, *Nucl. Instrum. Meth.* A654 (2011) 97–109, [1102.3454].
- [14] CALICE collaboration, B. Bilki et al., *Testing hadronic interaction models using a highly granular silicon-tungsten calorimeter*, *Nucl. Instrum. Meth.* A794 (2015) 240–254, [1411.7215].
- [15] GEANT4 collaboration, S. Agostinelli et al., *GEANT4: A Simulation toolkit*, *Nucl. Instrum. Meth.* A506 (2003) 250–303.
- [16] J. Allison et al., Geant4 developments and applications, IEEE Trans. Nucl. Sci. 53 (2006) 270.
- [17] J. Allison et al., Recent developments in  $G_{EANT}4$ , Nucl. Instrum. Meth. A835 (2016) 186–225.
- [18] CALICE collaboration, R. Cornat and R. Pöeschl, *Technological prototype of a silicon-tungsten imaging electromagnetic calorimeter*, *JINST* 10 (2015) C06015.

- [19] CALICE collaboration, R. Cornat, Semiconductor sensors for the CALICE SiW EMC and study of the
   cross-talk between guard rings and pixels in the CALICE SiW prototype, J. Phys. Conf. Ser. 160
   (2009) 012067.
- [20] S. Callier, F. Dulucq, C. de La Taille, G. Martin-Chassard and N. Seguin-Moreau, *SKIROC2, front end chip designed to readout the Electromagnetic CALorimeter at the ILC, JINST* 6 (2011) C12040.
- [21] F. Gastaldi, R. Cornat, F. Magniette and V. Boudry, *A scalable gigabit data acquisition system for calorimeters for linear collider*, *PoS* TIPP2014 (2014) 193.
- [22] M. Rubio-Roy, F. Thiant and F. Magniette, *Flexible online monitoring for high-energy physics with Pyrame, J. Phys. Conf. Ser.* 898 (2017) 032009.
- [23] CALICE collaboration, F. Magniette and A. Irles, *Pyrame 3, an online framework for Calice SiW-Ecal, JINST* 13 (2018) C03009.
- [24] M. S. Amjad et al., *Beam test performance of the SKIROC2 ASIC*, *Nucl. Instrum. Meth.* A778 (2015)
   78–84.
- [25] V. Boudry, R. Cornat, D. Lacour, R. Pöschl and F. Magniette, *Advanced assembly chain for Si calorimeters*, .
- [26] T. Suehara et al., *Performance study of SKIROC2/A ASIC for ILD Si-W ECAL*, *JINST* 13 (2018)
   C03015, [1801.02024].
- [27] CALICE collaboration, A. Irles, *Latest R&D news and beam test performance of the highly granular SiW-ECAL technological prototype for the ILC, JINST* 13 (2018) C02038, [1802.08806].
- [28] CALICE collaboration, A. Irles, *Latest developments on the highly granular Silicon-Tungsten*
- 516 Electromagnetic Calorimeter technological prototype for the International Large Detector, in 2017
- 517 IEEE Nuclear Science Symposium and Medical Imaging Conference (NSS/MIC 2017) Atlanta,
- <sup>518</sup> *Georgia, USA, October 21-28, 2017, 2018.* **1801.10407**.