





# **CATIROC**

a multichannel front-end ASIC to read out the SPMT system of the JUNO experiment









Selma Conforti (OMEGA/IN2P3/CNRS)

www.conforti@omega.in2p3.fr


Organization for Micro-Electronics desiGn and Applications

## JUNO (Jiangmen Underground Neutrino Observatory)



A multipurpose **neutrino experiment** designed to determine neutrino mass hierarchy with a **20,000 tons liquid scintillator detector** at 700-meter deep underground





- ~ 18,000 PMTs (20" diameter) → Large-PMT system (LPMT) → 75 % of the inner surface
- ~ 25,000 PMTs (3" diameter) → Small-PMT system (SPMT) →
  - Increase coverage of the surface → Improve energy reconstruction
  - Cross calibration


## Small PMT (SPMT) system







**SURFACE** 

MAIN DAQ





3' Philippotting Cable Connector Under Water Box Splitter board



• 128 Small PMTs with a read-out system:

 $\approx$  20m  $\rightarrow$  >100 channels


- the Under Water Box (UWB)
- A dedicated FEB based on CATIROC

## **Small PMT front-end board**





- SPMT front-end with 8 ASIC CATIROC each of 16 channels
- **FPGA** (Kindex 7 425-T)+ 2GB DDR3 **RAM memory** (large storage and processing on board)
- 4 connector (2 ERNI, 2 SAMTEC) x 32 signals (CATIROC inputs)
- Power supply for ASIC and FPGA
- Low cost concept (one board/ 128 PMTs/ one under water cable to send out data)







## **CATIROC** for JUNO



## A complex System on Chip (SoC). Technology: 0.35 µm SiGe AMS

CATIROC general features	Application to JUNO
16 independent channels	Reduce the number of electronic board (only 200 boards for 25,000 SPMTs)
Analog F.E. with 16 trigger outputs + charge and time digitization	Photon counting + charge and time measurements. Resolutions very good
Autotrigger mode: all the PMTs signals above the threshold (1/3 p.e.) generate a trigger and are converted in digital data	Simplify online-DAQ
100% trigger efficiency @ 1/3 p.e.	Good 1 p.e. detection photon counting mode
<b>Dual gain front-end</b> : HG and LG channel Charge dynamic range 0 to 400p.e. (at PMT gain 10 <sup>6</sup> )	Only <b>HG</b> actually used (only few p.e. expected)
Time stamping ( resolution ~ 170 ps rms)	< 1ns required
Each channel has a variable gain	<b>To compensate gain vs HV spread</b> for the 16 PMTs
One output for DATA	Less number of cables to the surface
Hit rate 100 kHz/ch (all channels hit) 50 bits of data / hit channel	Very "light" data output (compared to a FADC waveform)

## **CATIROC** schematic




#### Charge path

- Shaping (variable shaping time)
- Switched capacitor array (2 Capacitors: ping-pong mode)
- 10 bits ADC conversion @ 160 MHz
- 50 fC ÷ 70 pC (PMT gain 10<sup>6</sup>)

#### Coarse time


by 26-bit gray counter (Digital part) 25 ns steps



## **CATIROC** performances







**The input signal** is made by a pulse generator signal: a negative voltage pulse (rise time= 5ns, fall time= 5ns, width= 10 ns, Amplitude @1 p.e.~ 0.8 mV).

The M.I.P. is 1 p.e.= 160 fC @ PMT gain 106

**Chip status:** 

Submission: February 2015

Received: July 2015


Process: AMS 0.35 µm SIGe

Die dimensions: 3.3 mm x 4 mm (13.2 mm<sup>2</sup>)

Packaging: **LQFP208**Power Supply: 3.3V

Dissipation: 20mW/ch on 3.3 V


Clocks: 40 MHz (Coarse time) and 160 MHz (Conversion)



## **Trigger efficiency**




The trigger efficiency is investigated by scanning the threshold (by the internal DAC) for a fixed channel and monitoring the discriminator response.




Minimum threshold= Pedestal mean value (DACu)- 5 σ (DACu)= 968 DACu (~ 28 fC)

## **Charge resolution and linearity**







	HG charge performance	LG charge performance
Linearity residuals	< 0.7 % Up to 50 p.e.	< 1 % up to 400 p.e.
LSB	10 fC/ADCu → 16 ADCu/ 1 p.e.	80 fC/ADCu
Charge resolution	1.5 ADCu (HG) ~ <b>15 fC</b>	1.2 ADCu (LG) ~ 100 fC


## **Time resolution**




The ASIC provides the signal "time of arrival" operating in self-triggered mode.

The time measurement is composed of two values:

- The "coarse time" (Timestamp)
  - 26-bit Gray Counter with a resolution of 25 ns
  - This time is saved in a 26-bit register when the channel has a trigger indicating a detected signal.
- The "fine" time
  - Two TAC ramps in each channel.





TDC measurements: fine time (10 bits)

**INL:** [-375.3, 356.4] ps

TDC bin= 27 ps

TDC non linearity= 167 ps rms

TDC noise= 38 ps

**Clock coupling** seen on the TDC (residuals) Well reproducible and may be correct (not need for Juno)

## Hit rate measurements







HIT RATE		-	
Tconv (1 ch)	6.4 µs	Tconv (16 ch)	6.4 µs
Tread-out (1 ch)	0.36 µs	Tread-out (16 ch)	3 µs
Tcycle (1 ch)	6.8 µs	Tcycle (16 ch)	9.4 µs
Hit rate (1 ch)	150 kHz	Hit rate (16 ch)	100 kHz

$$Tconv = \frac{2^n}{F_{conv}} = 6.4 \ \mu s$$

$$TRO = \frac{n^{\circ} of channels*number of bit}{F_{RO}}$$






16 trigger outputs: a cross check and a Double DATA Stream (DDS):

- Photon counting
- ToT up to 6 p.e.










## Single p.e. with PMT + Catiroc








#### WITH OSCILLOSCOPE


- Pedestal measured in the pre-trigger region (a)
- Signal measured in the trigger region (b)

#### 2. WITH CATIROC

- trigger threshold sets very low (950 DACu) to allow the observation of the pedestal peak.
- Two spectra (ping/pong) produced by CATIROC

s. p.e. position measured with the two methods well compatible with the






## Single p.e. with PMT + Catiroc







**Charge resolution:** σp.e./ μ p.e.= 30%

**Ping-pong:** charge difference < 5 %

Good charge uniformity (only 2 chs)

Wiggles due to the clock coupling

#### **Conclusions**



- CatiROC performance fits very well for JUNO-SPMT:
  - 100% trigger efficiency @ 1/3 p.e. (50 fC @ PMT gain 10<sup>6</sup>)
  - Charge resolution (only HG used): 1.5 ADCu ~ 15 fC (50 fC @ PMT gain 10<sup>6</sup>)
  - Time resolution= 167 ps rms
- Tests with the HZC 3" PMT shows
  - Good p.e. spectrum
  - Some features (ping/pong and wiggles) that have not significant effects on the data taking
- To do:
  - Tests with the ABC board V0 → Ongoing
  - ABC V0 Board and a module of 128 PMTs → Test bench in China
  - ABC V1 board→ Ongoing (December 2018)
- 2000 ASICs CATIROC production at the end of 2018



## **CATIROC** main features





#### **CATIROC**

was conceived as a

# FLEXIBLE chip


Detector Read-Out	PMTs		
Number of Channels	16		
Signal Polarity	negative		
Sensitivity	voltage		
Outputs	16 trigger outputs		
	NOR16		
	16 slow shaper outputs		
	Charge measurement over 10 bits		
	Time measurement over 10 bits		
Main Internal	Variable preamplifier gain		
Programmable Features	Shaping time of the charge shaper (variable shaping and gain)		
(328 configuration bits)	Common trigger threshold adjustment		
	Common gain threshold adjustment		
Timing	Time stamp: 26 bits counter @ 40 MHz		
	Fine time: resolution < 100 ps (simulation)		
	A TDC ramp for each channel		
Charge Dynamic Range	160 fC up to 100pC		
Trigger	Triggerless acquisition		
	Noise= 5 fC; Minimum threshold= 25 fC (5σ)		
Digital	Conversion: 10 bits ADC at 160 MHz		
	Two Read out: 80 MHz		
	Read out frame: 50 bits/ch		
	2 frames of (29+21) bits		
	1st frame/8chs: Ch nb= 3; coarse time= 26		
	2nd frame/8chs: Gain used= 1; Charge converted= 10, Fine time converted= 10		
Packaging & Dimension	TQFP 208 (28x28x1.4 mm) die : 3.3 mm x 4 mm		
Power Consumption	30 mW/channel		


## **Charge measurement**






- Shaping (variable shaping time up to 175 ns) (default value tp= 40 ns; RC= 70 ns) and it has 2 function:
  - Optimize the SNR
  - Shape the PA signal in order to allow the charge measurement
- Switched capacitor array (2 Capacitors: ping-pong mode)
- 10 bits Wilkinson ADC conversion @ 160 MHz





## **CATIROC** readout sequences and data transmission






## **Digital part**



All channels are handled independently
by the digital part
and only channels that have created triggers
are digitized, transferred to the internal memory
and then sent-out in a data-driven way.



The digital part manages:

**Acquisition**: Analog memory: 2 depths for HG and LG

**Conversion**: Analog charge and time into 10 bits digital values saved in the register (RAM)

Read Out: RAM read out to an external system

- Readout clock: 80 MHz
- Max Readout time (16 ch hit): 3 µs
- 50 bits of data / hit channel
- Readout format (MSB first): coarse time= 26 bits; channel number= 3bits;
   fine time=10 bits, charge=10 bits, gain=1 bit

## **CATIROC** measurements @ **OMEGA**




#### General test:

- power dissipation per channel: 20 mW/ch
- Input charge made by a pulse generator: 1 p.e. = 160 fC @ PMT gain 10^6
- Analog signals OK:


1 p.e. = 160 fC	PA HG	PA HG	SSH HG	SSH HG	FSH HG	FSH HG
PA: (gain=20), SSH: (50ns, gain=1)	Meas.	Sim.	Meas.	Sim.	Meas.	Sim.
Peaking time (ns)	10	5	33	40	7	5
GAIN (mV/p.e.)	10	13.5	15	16	77	108
NOISE (mV)	0.6	0.67	1	1	2.8	3.4
SNR	16.6	20.1	15	16	28	32

- DAC (for trigger threshold) linearity OK:




## **Autotrigger efficiency**


















# **ToT (Time over Threshold)**





## Charge linearity (DATA)\_NO pedestal



Charge linearity ch0 (PA\_gain= 20);(ssh= 50 ns, G=1): LG:

Trigger threshold= 0.5pe, Gain threshold= 55 p.e.

Residuals%: [-0.5, 1] % up to 70 pC

LSB= 0.5 p.e.= 80 fC

HG:

Trigger threshold= 0.5pe, Gain threshold= 55 p.e.

Residuals%: [-0.7, 0.5] % up to 9 pC

LSB= 0.06 p.e.= 10 fC

Charge linearity ch0 (PA\_gain= 10);(ssh= 50 ns, G=1): LG:

Trigger threshold= 1.5pe, Gain threshold= 100 p.e.

Residuals%: [-2.3, 1.3] % up to 120 pC


LSB= 1 p.e.= 160 fC

HG:

Trigger threshold= 1 pe, Gain threshold= 100 p.e.


Residuals%: [-0.4, 1] % up to 15 pC

LSB= 0.1 p.e.= 16 fC



## Charge uniformity (DATA) @ 160 fC (1 pe)






Dispersion= 9.16 UADC\*10 fC (LSB\_HG)= 91.6 fC= 0.57 p.e. (1 p.e. @ 160 fC)


## Charge uniformity (DATA) @ 160 fC (1 pe)






Sigma mean= 1.5 UADC\*10 fC (LSB\_HG)= 15 fC= 1/10 p.e. (1 p.e. @ 160 fC)











# Charge linearity: slope distribution Ig










RMS of the charge histograms. Same results in all channels. Wide signal range

## **Charge vs Gain PA**





Preamplifier gain= Cin/Cf so we have 256 gain values Example:

GAIN	CIN pF	CFpF
16.02	5	0.25+0.062
17.30	5	0.25+0.031+0.008
17.79	5	0.25+0.031
80	5	0.062

The minimum Cf step is of 0.008 pF With a gain of 20: G=Cin/Cf=5/0.25p=20 G1=Cin/Cf=5/0.25p+0.008p=19.38  $\Delta G/G=20-19.38/20=0.032 \sim 3.2\%$  With a gain of 40: G=Cin/Cf=5/0.125p=40 G1=Cin/Cf=5/0.125p+0.008p=37.59  $\Delta G/G=40-37.59/40=0.06 \sim 6\%$ 


Figure shows the measured charge vs the preamplifier gain for an input signal of 160 fC(1pe)
The plot is linear from Gain= 16.2 to Gain=80
Before 16.2 the gain is too small to trigger at 1/3 of pe, after gain 80 the charge is saturated.

# TAC reconstruction (Dout) all channels




#### TAC all chs:


Intercept dispersion: 27.26 UADC= 736 ps Slope dispersion= 0.572 UADC/ns= 1.74 ns/UADC






















The small peaks: indicate the 40 MHz coupling on the ADC ramp.

This is visible on the time and charge conversion.

Peaks every 4 ADCu

The ADC range is of 885 ADCu -> 885 Adcu\*6.25 ns=


5.5 μs

 $5.5 \,\mu\text{s}/25 \,\text{ns}$  (40 MHz period) = 221.25

885 ADCu/221.25 = 4



# IMPACT OF CATIROC FEATURES ON THE P.E.



ToyMC to study the impact of the wiggle effect on the resolution and mean P.E. position for different width of the s.p.e distribution and for different  $\Phi$