# #5 Beam Test Preparation Meeting (June 2017, DESY)

- Status Bench
- Status Slabs
- Status Monitoring
- Summary of HV + other features found so far.
- Tentative calendar

## A. Irles, LAL, 16th Mai 2017







## Non exhaustive list of features found (and solved) so far

- Slow control: cc<4pF makes one of the slabs too noisy, with very bad data integrity (slab XX)

  - Hold value ?
- ADC=4 channels  $\rightarrow$  these channels create noise in other channels &/or pedestal shifts (?)
  - BT2015 analysis meeting https://indico.in2p3.fr/event/13006/contribution/2/material/slides/0.pdf
  - BT2017 Readiness meeting https://indico.in2p3.fr/event/14535/contribution/1/material/slides/
  - (conservative) solution: mask and disable their preamps. List: https://llrelog.in2p3.fr/calice/1183  $\rightarrow$  3% of channels
  - After the masking only 1-10 channels per slab are masked (0.1-1%)
  - After mask noisy  $\rightarrow$  monitor cosmic and beam runs to make sure that no new channels appear.
- HV + grounding issues that create burst of noise at a given BCID (3 consequitive BCIDs)
  - Improving the grounding-cabling (slabs, patch pannel, prototype connectors) and use mini-patch pannel for HV
  - Continuous monitoring BCID on not beam runs to optimize the spill length in case the noise appears back.

- Jerome is revisiting the LV cablage:
  - One power supply still not plugged (only 5 slabs at once)
  - Some LEDs are broken
  - DIF power connectors are loose (more than 10 uses)
- Revisiting HV cablage + grounding
  - HV/LV/Patch pannels/cabling/stack .... something creates a burst of noise at a given BCID (first was 4096+2050, now is 4096+850)
  - Possible contingency plans (so far) if BCID issue is not solved

 $\rightarrow$  use the 2012-13 mini patch pannel to avoid the connectors in the prototype

```
\rightarrow old pvc stack
```

 $\rightarrow$  just monitor and trust the the BCID issue appears late enough...

 $\rightarrow$  ??

Evelyn will do some updgrades in the prototype:

- Modify white supports for the slabs  $\rightarrow$  i.e. make a bit more of space for slab 13 (thick HV filtering) -> before the 29<sup>th</sup> May
- Add capotage aluminum structure (before beam test ?)

- DIF firmware totally discarded as cause.
- Since last week, we tested several configurations (Remi, Jerome, Adrian)
  - in/out prototype,
  - different DIFs,
  - different cables,
  - Using patch pannel in the prototype or not
  - Scaling number of slabs.
- We were quite sure that we hunted up the problem  $\rightarrow$  inside the stack (not DIF, not patch pannels, not cablings...) but now it is not that clear.

#### https://forge.in2p3.fr/projects/calice/wiki/Si-WEcalSlabs

- Uniform the light shielding (and grounding?)
  - Slab 15 is the best so far, has different grounding and maybe different wafers. The same grounding was tested in slab 16 without clear improvement → to be assured.
  - Old shielding still on slabs 13, 18, 22
  - All but 15 have the old grounding (to the charge injection input lemo connector)

# Monitoring

- Real online monitoring in calicoes → converted/dispatcher launched automatically
- Monitoring "modules" launched manually (once) and reinitialized with:
  - Start-acq, i.e. hit maps, slab based monitoring, etc
  - Never, i.e. simple modules for full statistics counting, etc
- Only single DIF modules (for the moment)
  - Event Builder works but Frederic and myself will need one/two days to work on this...
  - calendar is getting tight: realistic planning is that we weill not have "calorimetry" plots until end of first week of BT
- Some "root" issues found so far
  - some crashes when manually update histograms, etc.
  - Creation of tabs





# Monitoring







- 17<sup>th</sup>-19<sup>th</sup> Preparation for commisioning
  - Cabling (DIF, grounding, mini patch), shielding slabs.
  - Test of mini patch pannel  $\rightarrow$  BCID issue ?
  - Finish commissioning software (scurves, find noisy, mip runs...)
  - Monitoring (in parallel)



- 22, 23, 24, (29?)Single Slab commisioning
  - At LLR (independent of rack power supplies).
  - ~2-3h per slab:
  - 1) HV Ramp up (30 min)
  - 2) FindNoisy + scurves (30min)
  - 3)Cosmic run 1-2 h.
  - Define and document, for every slab, chip-channel threshold, masked channels, HV currents, MIP+pedestal positions.
- Optimal setup:
  - find noisy + scurves with slab in vertical
  - cosmic run with slab laying on the table.



#### 29-30<sup>th</sup> Stack commissioning I

- Integrate all slabs in the stack with HV tests (one by one)
- BCID issue?
- Solve unexpected issues
- 30<sup>th</sup>-31<sup>th</sup> Stack commissioning II
  - Findnoisy, scurves and compare with single slabs
  - Prepare a long cosmic run... short spill if BCID issue is not solved.
- **31**<sup>st</sup> 1<sup>st</sup> long weekend : Cosmic runs
  - I won't be able to connect remotely so we need to start the 1<sup>st</sup> in the morning as latest.



6<sup>th</sup> - 9<sup>th</sup> Packing + monitoring + analysis ? + etc





#### **BCID-issue HV tests**

Differences between slabs 15 and 16 (and the others):

Both have the aluminum shielding.

According to the log, the 16 had some issue with interconnects, FIXED.

https://forge.in2p3.fr/projects/calice/wiki/Si-WEcalSlabs



Grounding of 15

#### **Slab 16.**

#### **BCID-issue HV tests**

Top  $\rightarrow$  HV delivered through the patch pannel in the rack and connected to the prototype Bottom  $\rightarrow$  HV directly plugged to the slab.

Currents of ~5-5.2uA in both cases



# Slab 15.

Top  $\rightarrow$  HV delivered through the patch panel in the rack and connected to the prototype Bottom  $\rightarrow$  HV directly plugged to the slab.

Currents of ~1.8-1.9uA in both cases



