

Content:

1. Review on AMchip R&D

- Activity time-line
- AMchip features
- Evolution of AMchip test board
- Latest update of the test-board

2. Test-bench 1 (Virtex-6 FPGA)

- Firmware/software
- Architecture and key components
- AMchip characterization and test-bench tuning

3. AMchip application in sequence matching

- Smith-waterman algorithm for sequence matching
- Reformulation of smith-waterman for AMchip
- Implementation
- results

4. IPMC JTAG interface

- JTAG interface

5. Test-bench 2 (ZYNQ-7 FPGA)

- Embedded system (hardware software integration)
- Embedded Linux and interfacing with host processor
- Embedded Linux and driving ZYNQ FPGA through AXI interface and DMA
- 7 series high-speed GTX interface

6. Future plan and improvement

- SATA IP development based on DMA
- Integration of SATA in test-bench 2



AMchip: *Summary of activities, new research, development and applications*

M. Ali Mirzaei

CNRS Postdoc, Micro-Electronics
Engineer researcher

UPMC, LPNHE,

ATLAS group, AMchip team

Contact: mmirzaei@lpnhe.in2p3.fr

Mirzai142.nri@gmail.com




Test-bench 1 (firmware/software)


Activities	Apr-15	May-15	Jun-15	Jul-15	Aug-15	Sep-15	Oct-15	Nov-15	Dec-15	Jan-16	Feb-16	Mar-16	Apr-16	May-16	Jun-16	Jul-16	Aug-16	Sep-16	Oct-16	Nov-16	Dec-16	Jan-17	Feb-17	Mar-17
AMchip Test-bench 1 (firmware and software)	[Green bar]																							
Sequence alignment based on AMchip IPMC board																								
AMchip Test-bench 2 (firmware and software)																								
presentation and documentstation																								

AMchip in FTK and ATLAS detector



ATLAS detector



This presentation is all about "AMchip"



AMchip








AM board

AMchip Architecture


“AMchip” is an ASIC:

Input: predefined pattern and unknown pattern
output = match/mismatch




Note: The circuit is not the latest version

Different evaluation of AMchip test bench




1-The first generation of test-bench

- Have GTX instability and error during the test and data communication
- The comments was sent to the board manufacturer for review of the design
- Temperature monitoring was external
- No on-board ADC was used



2-The second and third generation of test-bench


- Power supply problem and some other DC/DC convertors mal-functioning
- Better signal communication and more stable GTX bus
- On-board ADC was included to facilitate real time AMchip monitoring




3-The forth generation of test-bench

- Less power supply problem
- Better signal communication and more stable GTX bus
- Some on-board facilities to do AMchip characterization test

Old-test bench based on Virtex-6 Xilinx FPGA




Old-test bench based on Virtex-6 Xilinx FPGA




Old-test bench based on Virtex-6 Xilinx FPGA

AMchip Pattern in/out
data& command (Ethernet)




AMchip test-bench components

Xilinx Virtex-6 FPGA




Complete set of test-bench

Firmware and FPGA architecture



FPGA and its interfacing with PC



More information about uHAL library can be found here:

<https://svnweb.cern.ch/trac/cactus>

Further information about IPbus:

<https://svnweb.cern.ch/trac/cactus/wiki/uhalQuickTutorial#HowtoInstalltheIPbusSuite>

Interfacing with PC through IPbus



CACTUS

wiki: [WikiStart](#)

Welcome to CACTUS

The CACTUS project is the SW and F/W repository and tracking system for the upgrades of the CMS Level-1 Trigger.

Before sending a request try to find out in our [FAQ](#)

Application Developer Documentation

- [IPbus Software Suite Installation](#)
- [uHAL, Pycohal, and ControlHub Quick Tutorial](#)
 - [uHAL Doxygen API](#)
- [IPbus firmware wiki](#)
- [Trigger Supervisor Developer Guide](#)

CACTUS Developer Documentation

- [Trac guide and formatting](#)
- [CACTUS Software Developer Procedures](#)
- [CACTUS Hardware Developer Procedures](#)
- [L1 Page Developer Guide](#)
- [Nightly Builds](#) [results](#), [SVN stats](#), and [Doxygen API](#)

Sequence matching problem

Research question/answer:

- **How we can align two sequences versus each other?**

Seq. 1: TGTACGG

Seq. 2: GGTGACTA

- **answer: smith-Waterman (SW) algorithm**


Alignment of above two sequences:

-GTT- AC--

-GTTGAC--

- **Steps of optimal SW algorithm:**

1. Establish a set of rules (penalty weight and substitution matrix)
2. Calculate scoring matrix
3. Find Absolute maximum
4. Trace back from maximum to zero
5. Applying alignment rule (insertion, deletion, aligned): start from maximum → end to zero



Sequence matching problem

- Practice solution based on SW:**

1. Establish a set of rules (penalty weight and substitution matrix)
2. Calculate scoring matrix
3. Finding maximum value in the matrix
4. Tracking back from maximum to zero
5. Applying alignment rule (insertion, deletion, aligned): start from maximum → end to zero

Initialize the scoring matrix

	T	G	T	T	A	C	G	G
0	0	0	0	0	0	0	0	0
G	0							
G	0							
T	0							
T	0							
G	0							
A	0							
C	0							
T	0							
A	0							

Fill the scoring matrix

	T	G	T	T	A	C	G	G
0	0	0	0	0	0	0	0	0
G	0	0	3	1	0	0	0	3
G	0	0	3	1	0	0	0	3
T	0	3	1	6	4	2	0	1
T	0	3	1	4	9	7	5	3
G	0	1	6	4	7	6	4	8
A	0	0	4	3	5	10	8	6
C	0	0	2	1	3	8	13	11
T	0	3	1	5	4	6	11	10
A	0	1	0	3	2	7	9	8

Traceback

	T	G	T	T	A	C	G	G
0	0	0	0	0	0	0	0	0
G	0	0	3	1	0	0	0	3
G	0	0	3	1	0	0	0	3
T	0	3	1	6	4	2	0	1
T	0	3	1	4	9	7	5	3
G	0	1	6	4	7	6	4	8
A	0	0	4	3	5	10	8	6
C	0	0	2	1	3	8	13	11
T	0	3	1	5	4	6	11	10
A	0	1	0	3	2	7	9	8

3

```

G T T - A C
| | |   | |
G T T G A C
    
```

This is called local alignment algorithm.

Global and local alignment

- **Problems:**
 - The database sequences are really long (in some cases might be **1 million characters** long)
 - The **dimension of the matrix** grows very rapidly and the complexity of the calculation increases exponentially
 - The **calculation time** increases (might takes a week)
- **solution:**
 - Global alignment proposed with following principles:
 1. Seeds will be detected along data base sequences
 2. Local sequence matching will be applied only to the selected seeds


```

ABCDEFGHIJKL0PQRSUVWXYZABCDEFGHIJKL0PQRSUVWXYZABCDEFGHIJKL0PQRSUVWXYZABCD
KLMOPQRSUVWXYZABCDEFGHIJKL0PQRSUVWXYZABCDEFGHIJKL0PQRSUVWXYZABCDEFGHIJKL0
WXYZABCDEFGHIJKL0PQRSUVWXYZABCDEFGHIJKL0PQRSUVWXYZABCDEFGHIJKL0PQRSUVWXYZ
FGHIJ
  
```

- **Where AMchip can be used?**
 - AMchip can help to find the seeds.
 - Selected seeds will be pushed to FPGA for local sequence matching

○ How AMchip perform seed selection?

Answer: Pattern matching using convolution operator



results

calculation for the first block

```
[0, 25, 50, 75, 100, 125, 150, 175, 200, 225, 250, 275, 300, 325, 350, 375, 400, 425, 450, 475]
-----sequence alignment result-----
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
FGHIJ
ABCDEFGHIJKLMOPQ
section sequence 2
2
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
FGHIJ
```


calculation for the second block

```
[8, 33, 58, 83, 108, 133, 158, 183, 208, 233, 258, 283, 308, 333, 358, 383, 408, 433, 458]
-----sequence alignment result-----
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
FGHIJ
ABCDEFGHIJKLMOPQ
end string -----
1
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
FGHIJ
```

concatenation

```
Stop sending data
[0, 25, 50, 75, 100, 125, 150, 175, 200, 225, 250, 275, 300, 325, 350, 375, 400, 425, 450, 475]
[8, 33, 58, 83, 108, 133, 158, 183, 208, 233, 258, 283, 308, 333, 358, 383, 408, 433, 458]
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
ABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZABCDEFGHIJKLMOPQRSTUVWXYZ
FGHIJ
```


Result and publication



HiCOMB 2016

15th IEEE International Workshop on High Performance Computational Biology
May 22-23, 2016
Chicago, Illinois, USA

2016 IEEE International Parallel and Distributed Processing Symposium Workshops

A Novel Associative Memory Based Architecture for Sequence Alignment

M. Ali Mirzaei, Francesco Crescioli,
Giovanni Marchiori, Giovanni Calderini
ATLAS group
LPNHE, IN2P3, CNRS, UPMC
4 Place Jussieu, Paris 75005, France
Email: mmirzaei@lpnhe.in2p3.fr


Sebastien Viret, William Tromeur,
Guillaume Baulieu, Geoffrey Galbit
CMS group
IPNL, IN2P3, CNRS, UCBL
4, Rue Enrico Fermi, 69622 Villeurbanne, France
Email: viret@in2p3.fr

Reformulation of the problem for AMchip

Database sequence: "MHQPPVRFYRLLSYLVSAIAGQPLLPAVGAVITPQNGAGMDKAANGVPVNIATPNGAG"
 query sequence: "MWYLLWFVGLLMLCSLSTLVLL"



HW (*)	Hit sequence	M	W	Y	L	L	W	F	V	G	I	L	L	M	C	S	L	S	T	L	V	L	
3	100000000001000100000	Add	M	H	Q	P	P	V	R	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I
4	00000010011000010000	0x01	H	Q	P	P	V	R	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A
1	00000000001000000000	0x02	Q	P	P	V	R	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G
1	00000000000001000000	0x03	P	P	V	R	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q
1	00000000000100000000	0x04	P	V	R	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P
2	000000000010000000001	0x05	V	R	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L
1	000000000000000000001	0x06	R	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L
1	0000000000000000000100	0x07	F	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P
1	00000000000000000000100	0x08	T	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P	A
1	0001000100000000000000	0x09	Y	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P	A	V
3	000000000100000100010	0x0A	R	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P	A	V	G
3	000010000100000100000	0x0B	L	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P	A	V	G	A
1	0010000000000000000000	0x0C	L	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P	A	V	G	A	V
0	0000000000000000000000	0x0D	S	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P	A	V	G	A	V	I
2	0000000010010000000000	0x0E	Y	L	V	S	A	I	I	A	G	Q	P	L	L	P	A	V	G	A	V	I	T
2	0000000000110000000000	0x0F	L	V	S	A	I	I	A	G	Q	P	L	L	P	A	V	G	A	V	I	T	P
1	0000000000100000000000	0xA1	V	S	A	I	I	A	G	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q
1	000000000000000000001000	0xA2	S	A	I	I	A	G	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q	N
0	000000000000000000000000	0xA3	A	I	I	A	G	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q	N	G
0	000000000000000000000000	0xA4	I	I	A	G	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q	N	G	A
0	000000000000000000000000	0xA	I	A	G	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q	N	G	A	G
1	0000010000000000000000	0xA	A	G	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q	N	G	A	G	M
4	0000110011000000000000	0xA	G	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q	N	G	A	G	M	D
1	0000100001000000000000	0xA	Q	P	L	L	P	A	V	G	A	V	I	T	P	Q	N	G	A	G	M	D	K
1	0000000001000000000000	0xA	P	L	L	P	A	V	G	A	V	I	T	P	Q	N	G	A	G	M	D	K	A
1	0000000010000000000000	0xA	L	L	P	A	V	G	A	V	I	T	P	Q	N	G	A	G	M	D	K	A	A
0	000000000000000000000000	0xA	L	P	A	V	G	A	V	I	T	P	Q	N	G	A	G	M	D	K	A	A	N
0	000000000000000000000000	0xA	P	A	V	G	A	V	I	T	P	Q	N	G	A	G	M	D	K	A	A	N	G
0	000000000000000000000000	0xA	A	V	G	A	V	I	T	P	Q	N	G	A	G	M	D	K	A	A	N	G	V
1	000000000000000010000000	0xA	V	G	A	V	I	T	P	Q	N	G	A	G	M	D	K	A	A	N	G	V	V
1	0000000010000000000000	0xA	G	A	V	I	T	P	Q	N	G	A	G	M	D	K	A	A	N	G	V	P	V
0	000000000000000000000000	0xA	A	V	I	T	P	Q	N	G	A	G	M	D	K	A	A	N	G	V	P	V	V
2	00000000100000000000001	0xB	V	I	T	P	Q	N	G	A	G	M	D	K	A	A	N	G	V	P	V	V	N
0	000000000000000000000000	0xB	I	T	P	Q	N	G	A	G	M	D	K	A	A	N	G	V	P	V	V	N	I
0	000000000000000000000000	0xB	T	P	Q	N	G	A	G	M	D	K	A	A	N	G	V	P	V	V	N	I	A
0	000000000000000000000000	0xB	P	Q	N	G	A	G	M	D	K	A	A	N	G	V	P	V	V	N	I	A	T
0	000000000000000000000000	0xB	Q	N	G	A	G	M	D	K	A	A	N	G	V	P	V	V	N	I	A	T	P
0	000000000000000000000000	0xB	N	G	A	G	M	D	K	A	A	N	G	V	P	V	V	N	I	A	T	P	N
1	000000000000000000001000	0xB	G	A	G	M	D	K	A	A	N	G	V	P	V	V	N	I	A	T	P	N	G
1	000000000100000000000000	0xB	A	G	M	D	K	A	A	N	G	V	P	V	V	N	I	A	T	P	N	G	A
0	000000000000000000000000	0xB	G	M	D	K	A	A	N	G	V	P	V	V	N	I	A	T	P	N	G	A	G

Reconfiguration of AMchip for sequence analysis




Hardware setup

Post-processing of selected seeds on FPGA



This part of the algorithm is done on an FPGA



IPMC JTAG interfacing and test


Complementary information:
<https://indico.cern.ch/event/300897/contributions/1664698/attachments/567236/781334>

A request from **LAPP** (our collaborative in Annecy) → the task was completed and submitted by **LPNHE**




LPNHE was involved in JTAG development and now IPMC card is **being used as power management board of CTA and LAr board.**

The aim of the JTAG interface testing is to program JTAG IR and DR to perform certain task based on below state machine.






Some result of JTAG test


Individual line test



Controlling JTAG chain




New development platform based on ZYNQ-FPGA and AMchip for different applications



ZYNQ SOC




AMchip board



AMchip

New AMchip test-bench and development platform



New test-bench architecture based on ZYNQ-SOC



Interfacing from ARM processor to FPGA Embedded Linux


- Component of the embedded Linux
- Interfacing and Communication between ARM and FPGA
- Different library
- Full-chain and gigabyte link
- Some results

Embedded system and Zynq platform




Example of Design integration in the Vivado IP integrator

Full-chain high-speed link for data communication and accelerators




Full-chain high-speed link for data communication and accelerators



ZYNQ FPGA-PS
(ARM processor)



ZYNQ FPGA-PL




AMchip




7-series GTX


Architecture for testing Libgament and Zdma library





Full-chain speed test architecture




DDR, AMchip and LED connection interface




JTAG interface




JTAG test




Read JTAG




Read/write to SERDES register 0xc9 through JTAG



Write to JTAG




zoom out JTAG read/write operation



The aim of the JTAG test is to implement following table using above state machine


IR value	width	name	description	access
0xFF	1	BYPASS	Bypass	RW
0x01	32	IDCODE	ID Code	R
0xC5	145	JPATT_DATA	Pattern data	RW
0xE5	145	JPATT_DATA	Read back pattern data	R
0xC4	16	JPATT_ADDR	Pattern address	RW
0xE4	16	JPATT_ADDR	Read back pattern address	R
0xC6	97	JPATT_CTRL	Pattern bank configuration	RW
0xE6	97	JPATT_CTRL	Read back pattern bank configuration	RW
0xE8	25	REC_ADDRESS	Bank output status	R
0xC9	7	SERDES_SEL	Select target SER/DES register	RW
0xCA	32	SERDES_REG	Write register selected by SERDES_SEL	RW
0xCB	32	IDLE_CFG	Idle output configuration	R
0xEA	32	SERDES_STAT_CFG	Reads information selected by SERDES_SEL	R
0xED	32	CRC_REG	Reads output stream CRC32	R
0xCD	42	PATT_TEST_REG	Internal pattern test configuration	RW

High-speed GTX part I



High-speed serial bus 7-series GTX

Full chain link including GTX



Summary and documentation

- A wiki has already been setup
- Further help is needed to document the developments and distribute
- another technical meeting will be set soon to explain above activities in more detail
- Integrating AMchip in more applications
- Using current platform and sharing knowledge with other researcher