


CMOS for HEP experiments :

Focus on ILC vertex detector

- ILD VXD requirements
- Axis of CMOS Pixels Sensors R & D


Reminder: ILD Vertex Detector requirements (DBD @ 500 GeV)



#Hits/cm²/BX with anti-DID (Detailed Baseline Design)

Layer	1	2	3	4	5	6
0.5 TeV	6.3±1.8	4.0±1.2	0.25±0.11	0.21±0.09	0.05±0.03	0.04±0.03
1 TeV	11.8±1.0	7.5±0.7	0.43±0.13	0.36±0.11	0.09±0.04	0.08±0.04

cf. A. Perez Preliminary results on recent beam backgrounds estimation in ILD (with and without antiDID)



Beam background

- Low momentum (10-100 MeV/c) real tracks !
- uncertainties on M.C. simulations / final geom.
 - ⇒ Safety factors needed (> x5)
- Vertex detector roles:
 - ⇒ b/c/τ-tagging
 - ⇒ Stand alone tracking capabilities (low pT)
 - ⇒ VTX/Jet charge determination, etc.
- Lower occupancies means
 - ⇒ Reduced combinatorial to reduce fake tracks
 - ⇒ Reduced pile-up for physics analysis

$$\sigma_b < 5 \oplus 10/p\beta \sin^{3/2} \theta \text{ } \mu\text{m.}$$


(a & b parameters)

- $\sigma_{R\phi} \sim 3 \text{ } \mu\text{m}$ (pitch $\sim 17 \text{ } \mu\text{m}$)
- $O(0.15\%X_0/\text{layer}) + 0.14\%X_0$ (beam pipe)

Experimental constraints



- Occupancy (Beam background)
 - $\sim 5 \text{ part/cm}^2/\text{BX} \Rightarrow$ few % occupancy max ?
- Radiation hardness :
 - $O(100 \text{ kRad}) \ \& \ O(1 \times 10^{11} \ n_{\text{eq}}(1\text{MeV})) / \text{yr}$
- Power dissipation :
 - $\sim 50 \text{ mW/cm}^2 \Rightarrow$ Power cycling, $\sim 3\%$ duty cycle

χ^\pm
pair
prod.





G.Voutsinas (DESY), ECFA 2016

⇒ Strong motivations to get reduced occupancy / faster read-out



- Layout (DBD geometry):
 - Long Barrel approach
 - Radius: ~15 mm – 60mm
 - 3 x double sided ladders
 - Optimize material budget / alignment.
 - Stand alone tracking improvement
 - Background tagging capabilities
 - Other option: 5 single sided layers
 - Layers 1 & 2:
 - Priority to read-out speed & spatial resolution
 - Small pixels: 17 x 17 / 33 μm^2
 - Binary charge encoding
 - Read-out time ~ 50 / 8 μs
 - $\sigma_{\text{sp}} \sim 3 / 5 \mu\text{m}$
 - layers 3 – 6
 - Optimized for power consumption
 - Large pixels (25/35 x 35 μm^2)
 - 3-4 bits charge encoding
 - Read-out time ~ 60 μs
 - $\sigma_{\text{sp}} \sim 4 \mu\text{m}$

	R (mm)	$ z $ (mm)	$ \cos \theta $	σ (μm)	Readout time (μs)
Layer 1	16	62.5	0.97	2.8	50
Layer 2	18	62.5	0.96	6	10
Layer 3	37	125	0.96	4	100
Layer 4	39	125	0.95	4	100
Layer 5	58	125	0.91	4	100
Layer 6	60	125	0.9	4	100



The occupancy : squaring the circle

How to decrease occupancy if needed ?

$$\sigma_b < 5 \oplus 10/p\beta \sin^{3/2} \theta \text{ } \mu\text{m.}$$

– Increase read-out speed ?

- Enlarge pixel pitch \Rightarrow deteriorate spatial resolution (\Rightarrow 2-3 bits instead of 1 bit output ?)
- Elongated pixels \Rightarrow improved read-out speed while keeping resolution not degraded too much
- Increase power consumption

– Smaller pitch ?

- More pixel to read \Rightarrow decrease read-out speed \Rightarrow less bunch time stamping
- Effective if it compensates the number of superimposed BXs in one read-out

– Decrease cluster multiplicity ? (BB tends to have large incident angles)

- Full depletion / sensitive thickness : helps a bit (marginal effect)
- **Multiplicity – pitch – depletion – angle relation \Rightarrow multi-parameter space**

– Increase inner radius ?


- Not really an option: Deteriorate $\sigma_{IP} \Rightarrow \sigma_{d_0}^2 = \frac{r_2^2 \sigma_1^2 + r_1^2 \sigma_2^2}{(r_2 - r_1)^2}$


– Increase B field ?

- Not really a free parameter


– Technology progress : the way to go ?

- e.g. smaller feature size \Rightarrow less power consumption, more memories in pixels, etc.
- Go lower than ~ 100 ns/row read-out time ? (more parallelism, asynchronous read-out, etc.)





Read-out strategies vs resolution/occupancy



Power	Time resolution	Spatial resolution	Advantages	Caveats
Fine pixels (e.g. FPCCD)				
Low	1 complete train	~ 1 μm	Spatial Resolution Hit separation Beam background tagging capabilities ? (cluster shapes)	⇒x16 #pixels to read-out in 200ms ⇒No time stamping ⇒Occupancy issues ?
In pixel circuitry to store hits with time stamping (e.g. chronopixels, SOI)				
Low	Single or few bunches (>~ 0.5 μs)	>~ 5 μm	Hit time stamping Well suited to outer layers	⇒BX time stamping storage in conflict with granularity
Continuous read-out during train (e.g. DEPFET, CMOS): rolling shutter or priority encoding.				
High	Few to 10s bunches (5-50 μs)	~ 3 μm	Time & spatial resolution compromise	Power cycling mandatory ? ⇒F(Lorentz) ~ 10 ⁵ grams ⇒Distribute 100s Amps shortly before train ⇒heat cycles the ladders.

⇒ Figures may evolve significantly with R&D and access to new technologies e.g. feature size ⇒Power, read-out speed, granularity, etc.
 ⇒Different options / room for mixed strategies ?
 e.g. double sided ladders: 1-fast / 1-precise

Typical occupancy rate (layer 1, with DBD rates)


Pixel pitch	σ_{sp}	Read-out Time / time resolution	Assumed average cluster multiplicity	Lumi Mode (bunch Per train)	BX time spacing	\sqrt{s}	Assumed Expected Background	Expected background with safety factor 5	Occupancy	remarks
($\mu\text{m} \times \mu\text{m}$)	μm	(μs)	# pixels	B/train	ns	GeV	#hits/cm ² /BX		w.o./w safety	
17x17	~3	50	5	Baseline (1312)	554	500	6	30	$8 \times 10^{-3} / 4 \times 10^{-2}$	DBD
17x17	~3	50	5	Upgrade (2625)	366	500	6	30	$1 \times 10^{-2} / 6 \times 10^{-2}$	Lumi upgrade
17x17	~3	50	5	1312	554	250	3	15	$4 \times 10^{-3} / 2 \times 10^{-2}$	250 GeV
17x17	~3	50	5	2500	366	1000	10	50	$2 \times 10^{-2} / 1 \times 10^{-1}$	1 TeV
17x17	~3	25	5	Baseline (1312)	554	500	6	30	$4 \times 10^{-3} / 2 \times 10^{-2}$	DBD X 2 faster
22 x 22	~4	4	5	Baseline (1312)	554	500	6	30	$1.5 \times 10^{-3} / 8 \times 10^{-3}$	Async. Read-out
25 x 25	~5	1BX	3	Baseline (1312)	554	500	6	30	$1 \times 10^{-4} / 5 \times 10^{-4}$	Bunch stamping
5 x 5	~1	1 train	6	Baseline (1312)	554	500	6	30	$1 \times 10^{-2} / 6 \times 10^{-2}$	Fine pixel BB tagging

$$\text{Occupancy} = (\# \text{hits/cm}^2/\text{BX}) \times \langle \text{mult} \rangle \times (\text{pitch})^2 \times (\text{r.o.time}) / (\text{BXtime}) \times \text{safety}$$


5 part/cm²/BX \Rightarrow 17x17 μm^2 pitch, cluster mult. \sim 5, 50 μs read-out time @ 0.5TeV on Layer 1 \Rightarrow **\sim 1 %**

Read-out speed roadmap


- How to improve read-out speed ? while keeping
 - a spatial resolution in the 3-5 μm range
 - a material budget per layer in $O(0.1-0.2)\% X_0$ range
 - a controlled power consumption and a controlled data flow.




Integration: PLUME collaboration




- Plume collaboration (Bristol, DESY, IPHC)
 - Double sided ladders with minimized material budget
- Plume 01 prototype (fab. 2012)
 - 2x6 Mimosas-26 on 2 mm foam SiC
 - <mat.budget> ~ 0.6 % X_0 + Air cooling
 - Successfully validated in test beam
 - Mat. budget checked in test beam with kink angle in sensitive area: $Mes = 0.47 \pm 0.02 \% X_0$ (0.45 expected) (B.Boitrelle PhD)



- Plume 02 prototype ⇒ Reduced mat. Budget
 - Cu flex cable (0.42 % X_0)
 - 2 modules functional, 2 more expected
 - Al flex cable (0.35 % X_0)
 - 4 modules. Connectors issue ⇒ fix in 2017
 - 6 ladders expected (2 fabricated)
 - Modules functional. Tests ongoing in 2016



- Application: Beast @ SuperKEK-B
 - BEAST: beam background measurement For Belle II
 - Different detectors in inner volume
 - System integration being done at DESY with the other sub-systems
 - 2 Plume Ladders will be installed in 2017



• Next step: ≠ chips on each side

⇒ Ladders close to ILC mat.budget specifications

Towards smaller feature size: 180 nm \Rightarrow 110 nm


- Motivations
 - Small pixel dimensions
 - Faster read-out
 - Reduced power consumption
 - Other tech. options matters (# metal layers, deep P-well, etc.)
 - Asynchronous read-out (à la ALPIDE from ALICE-ITS)
 - Extend ALPIDE architectures
 - Larger areas, power saving, uniformity, robustness while keeping low mat.budget, sp. resolution
 - Potential Benefit: Power cycling may not be necessary
 - Alignment issues ?
- \Rightarrow Ultimate read-out speed potential of $O(\text{few } \mu\text{s})$
- New options
 - TowerJazz offers a mixed 110/180nm CIS process
 - 2017: submit prototype
 - 2 other CMOS factories offer access to 110 nm
 - Discussions with foundries going on (with CEPC)

\Rightarrow Smaller feature size offers opportunities to get closer to ILC bunch tagging

ILD-VXD design options

- ILD-VXD Options DBD

	R (mm)	$ z $ (mm)	$ \cos\theta $	σ (μm)	Readout time (μs)
Layer 1	16	62.5	0.97	2.8	50
Layer 2	18	62.5	0.96	6	10
Layer 3	37	125	0.96	4	100
Layer 4	39	125	0.95	4	100
Layer 5	58	125	0.91	4	100
Layer 6	60	125	0.9	4	100




- CPS option achievable with our present knowledge

- A la PLUME double sided ladders

- Mat. Budget $\sim 0.3\text{-}0.4\%$ X0 / ladder

- A la ALPIDE/MIMOSIS option

- 6 Layers with $22 \times 22 \mu\text{m}^2 \Rightarrow \sigma \sim < 4 \mu\text{m} \ \& \ 4 \mu\text{s}$



Alignment studies on th VXD

- Loic Cousin PhD (<http://www.iphc.cnrs.fr/Loic-COUSIN.html>)
- Double sided ladders will help
- Alignment with beam background tracks seems doable

Beam background MC production (Preliminary)

- A. Perez Perez
- Goal:
 - New ILD software
 - Complete new MC production
 - Study background in the different detectors
 - Study different geometries (anit-DID)



Layer	Units	DBD Prev	This Prod w/o antiDID	This Prod w/ anti-DID
1	Hits/BX/cm ²	6.32 ± 1.76	5.75 ± 0.02	4.35 ± 0.02
2		4.00 ± 1.18	4.05 ± 0.01	2.60 ± 0.01
3		0.25 ± 0.11	0.177 ± 0.001	0.137 ± 0.001
4		0.21 ± 0.09	0.134 ± 0.001	0.113 ± 0.001
5		0.04 ± 0.03	0.038 ± 0.001	0.031 ± 0.001
6		0.04 ± 0.03	0.033 ± 0.001	0.027 ± 0.001

Results

- Aniti-DID effect is moderate
- Background mostly coming from central region (~75%). Backscattered ~25%, VXD+beam pipe ~5%

Analytical Tool to study design options: Guariguanchi

- A. Perez, J. Baudot, Qian-Yuan LIU, A.B., M.W.




Inputs

- Geometry + material budget (multiple scattering)
- Detector performances ($\sigma_{sp} + t_{r.o.} + \epsilon_{det}$)
- Salt and Pepper beam background

Output

- Impact parameter resolution
- Tracking pseudo-efficiency

- L1: 2.8 $\mu\text{m}/50 \mu\text{s}$, L2: 6 $\mu\text{m}/10 \mu\text{s}$, L3-6: 4 $\mu\text{m}/100 \mu\text{s}$ (DBD)
- L1: 1.0 $\mu\text{m}/800 \mu\text{s}$, L2: 6 $\mu\text{m}/0.5 \mu\text{s}$, L3-6: 4 $\mu\text{m}/4 \mu\text{s}$
- L1-6: 4 $\mu\text{m}/4 \mu\text{s}$



$$F a \oplus b / p \beta \sin^{3/2} \theta$$

Pixelated SIT ?

Idea (being discussed in ILD)

– Current design (Strips)

Barrel system				
System	R(in)	R(out)	z /mm	comments
- SIT	153	300	644	2 silicon strip $\sigma = 7\mu\text{m}$ layers

SIT characteristics (current baseline = false double-sided Si microstrips)

Geometry			Characteristics		Material
R[mm]	Z[mm]	$\cos\theta$	Resolution R- ϕ [μm]	Time [ns]	RL[%]
153	368	0.910	R: $\sigma=7.0$, z: $\sigma=50.0$	307.7 (153.8)	0.65
300	644	0.902		$\sigma=80.0$	0.65

– Replace it by pixels: no technology showstopper a priori.

- Possibly double sided pixels to get 4 hits
- ~ same material budget and $\sigma_{\text{sp}} \sim 5\text{-}7 \mu\text{m}$
- Occupancy expected to be small: local peak occupancy (inside jets) needs to be checked

⇒ Seems doable with MIMOSIS approach ($\sim 5 \mu\text{m}$ + few bunches (1-4) time stamping)


Pros

– Time stamping of tracks and better resolution

- Either fast detector (O(BX)) or memory buffer with read-out between train
- Moderate expected occupancy could allow read-out between train

– Track seeding for $p_T > \sim 150 \text{ MeV}$

⇒ Track seeding + time stamp should help to disentangle physics tracks from beam background



Summary


- ILD VXD requirements
 - The VXD challenges in the coming years:
 - Parameters space optimization = refining the requirements
 - Integration issues (EMI, Power & cooling, mechanics, data flux, etc.)
 - CPS offers a very good compromise in terms of:
 - Spatial resolution
 - Read-out speed
 - Material budget
 - Power consumption
 - Radiation hardness
- Still room for new ideas and improved performances
 - CPS Technology still evolving
 - Combining technologies ?
 - New geometries ?
 - Disks and SIT ?

Back up



Resolution and pitch: what CPS can offers

- Resolution governed by
 - Pitch
 - S/N & Collecting diode
 - Charge sharing
 - epi. thickness, resistivity, etc.
 - Signal encoding (binary or ADC)
- Pitch impact
 - $\sigma_{sp} \propto \text{pitch}$ (\sim linear)
- Signal encoding
 - e.g. σ_{sp} (1bit, $\sim 17 \mu\text{m}$)
 - $\sim \sigma_{sp}$ (2bits, $\sim 23 \mu\text{m}$) $\sim 3 \mu\text{m}$
- Staggered pixels
 - Preserve resolution in both direction


Mimosa resolution vs pitch



Distance to diode under uniform impact dist.



iguste Besson



Short term: CBM-MVD

CBM-MVD @ FAIR (~2019-2020)

0.18 μm deep P-well, based on ALPIDE design.

Requirements & Design



- Pitch $\sim 22 \times 33 \mu\text{m}^2 \Rightarrow \sigma_{\text{sp}} < 5 \mu\text{m}$;
- Time resolution = 4 μs
- 4 stations of CPS
- x2 Data transmission rate (up to x10 for local hit density)
- peak hit rate @ $7 \times 10^5 / \text{mm}^2/\text{s} \Rightarrow > 2 \text{ Gbits/s}$
- \Rightarrow more buffer & serializer
- Rad.tol. x 10 w.r.t. ALICE-ITS : $3 \times 10^{13} n_{\text{eq}}/\text{cm}^2/\text{yr}$ & 3 MRad/yr (with replacement every year)
- Vacuum compatible & Negative temp. operation

Status

- ongoing design
- Pixel + priority encoder designed
- digital part ongoing
- Amplifier modified w.r.t ALPIDE

1st testing chip MIMOSIS


- 64 col x 512 rows chip to tests architecture / front end
- Submission: Feb. 2017



\Rightarrow architecture adaptable to a fast sensor for an ILC vertex detector

Other development: PLUME for BEAST 2@ SuperKEK-B

- Goal: beam background measurement For Belle II
 - Different detectors in inner volume
- Spin-off for ILC:
 - operation of PLUME ladders in real conditions
 - Exploiting the minivectors produced to help reconstructing soft electron trajectories
- Plume 02 prototype \Rightarrow Reduced mat. Budget
 - Cu flex cable (0.42 % X_0)
 - 2 ladders functional, 2 more for spares by June
- Timeline:
 - Q4 2017: Installation & commissioning
 - Q1 2018: Start of data taking
- Next steps:
 - finalize Al flex cable (0.35 % X_0)
 - Beam test @ DESY in 2017-18




Geometries ?

- Long barrel vs endcap disks

- Double sided ladders : added value in standalone tracking

- -> helicoidal geometry ?
- Mat. budget vs acceptance issues ?
- Read-out periphery (techno. dependant)




- Spacing in double sided layers (2mm \Rightarrow 1.5mm ?)

- Large spacing: more rigidity, more angular resolution
- Small spacing: Mini-vector building, Mat.Budget

- Number of ladders

- Probably 10 in Layer 1-2 ?
- 1 or 2 radius ?
 - Mat. budget vs acceptance (low pT) trade off



- Beam pipe

- 500 μm Be @ R = 1.5 cm
- Mechanical constraints: Reducing the Radius allows to reduce the beam pipe thickness

- Faraday cage ?

- Revisiting numbers ?



- All accepted numbers tends to become a tradition (i.e. one forgets their origin)
 - e.g. power, a \oplus b parameters, geometry, read-out speed, etc.

\Rightarrow cf. A. Perez *Analytical tool to study vertex detector configurations*

Ramping scenarios: $\sqrt{s} = 250 \text{ GeV}/500 \text{ GeV}$?

ILC Operating scenarios
T. Barklow et al. ILC-NOTE-2015-068

- Standard scenario
- LCWS 2017 (Morioka):
 - Ramping scenario starting @ $\sqrt{s} = 250 \text{ GeV}$ is considered very seriously
- What are the consequences for the VXD ?
 - Significant Beam background reduction expected
- Typical values:
 - $500 \text{ GeV} \Rightarrow 250 \text{ GeV}$ will divide $\# \text{hits}/\text{cm}^2/\text{BX}$ by ~ 2
 - BUT:
 - Luminosity scenarios are different
 - Enhanced luminosity @ $\sqrt{s} = 250 \text{ GeV}$ would counter balance the Decrease of background due to lower energy.
 - LEP/SLD history: L was finally much higher than the baseline



⇒ A running scenario starting with $\sqrt{s} = 250 \text{ GeV}$ does not change that much the picture

Anti-DID and IR configurations

- Idea: Additional Dipole located in the outer radius of the main solenoid
- Expected effect
 - Dipole field ~ 0.035 T @ $z = 3$ m)
 - guides particles in the forward region
 - Forward detectors: reduces background significantly
 - VXD: Reduces backscattered particles





Figure 13: 3D view of the anti-DID (version 1).




Figure 15b: Integration of the anti-DID in the cold mass (detail B).

- Effect on the luminosity due to the spreading of the beam ?
- Task force in ILD (ongoing)
 - Explore the different design options
 - Cost & design studies
 - A priori: VXD not expected to drive the final decision
 - Order of magnitude: < Factor 2 effect.
 - Needs to be confirmed
 - New MC samples being produced and analyzed (cf. A.Perez talk)

ILC parameters (DBD)

		Baseline 500 GeV Machine			1st Stage	L Upgrade	E_{CM} Upgrade		
		250	350	500	250	500	A	B	
Centre-of-mass energy	E_{CM}	GeV	250	350	500	250	500	1000	1000
Collision rate	f_{rap}	Hz	5	5	5	5	5	4	4
Electron linac rate	f_{linac}	Hz	10	5	5	10	5	4	4
Number of bunches	n_b		1312	1312	1312	1312	2625	2450	2450
Bunch population	N	$\times 10^{10}$	2.0	2.0	2.0	2.0	2.0	1.74	1.74
Bunch separation	Δt_b	ns	554	554	554	554	366	366	366
Pulse current	I_{beam}	mA	5.8	5.8	5.8	5.8	8.8	7.6	7.6
Main linac average gradient	G_a	MV m^{-1}	14.7	21.4	31.5	31.5	31.5	38.2	39.2
Average total beam power	P_{beam}	MW	5.9	7.3	16.5	5.9	21.0	27.2	27.2
Estimated AC power	P_{AC}	MW	122	121	163	129	204	300	300
RMS bunch length	σ_z	mm	0.3	0.3	0.3	0.3	0.3	0.250	0.225
Electron RMS energy spread	$\Delta p/p$	%	0.190	0.158	0.124	0.190	0.124	0.083	0.085
Positron RMS energy spread	$\Delta p/p$	%	0.152	0.100	0.070	0.152	0.070	0.043	0.047
Electron polarisation	P_-	%	80	80	80	80	80	80	80
Positron polarisation	P_+	%	30	30	30	30	30	20	20
Horizontal emittance	$\gamma\epsilon_x$	μm	10	10	10	10	10	10	10
Vertical emittance	$\gamma\epsilon_y$	nm	35	35	35	35	35	30	30
IP horizontal beta function	β_x^*	mm	13.0	16.0	11.0	13.0	11.0	22.6	11.0
IP vertical beta function	β_y^*	mm	0.41	0.34	0.48	0.41	0.48	0.25	0.23
IP RMS horizontal beam size	σ_x^*	nm	729.0	683.5	474	729	474	481	335
IP RMS vertical beam size	σ_y^*	nm	7.7	5.9	5.9	7.7	5.9	2.8	2.7
Luminosity	L	$\times 10^{34} \text{ cm}^{-2} \text{ s}^{-1}$	0.75	1.0	1.8	0.75	3.6	3.6	4.9
Fraction of luminosity in top 1%	$L_{0.01}/L$		87.1%	77.4%	58.3%	87.1%	58.3%	59.2%	44.5%
Average energy loss	δ_{BS}		0.97%	1.9%	4.5%	0.97%	4.5%	5.6%	10.5%
Number of pairs per bunch crossing	N_{pairs}	$\times 10^3$	62.4	93.6	139.0	62.4	139.0	200.5	382.6
Total pair energy per bunch crossing	E_{pairs}	TeV	46.5	115.0	344.1	46.5	344.1	1338.0	3441.0

1/2 gradient
Initial Higgs factory

Baseline

1/2 length
(Option 1^e phase)


Lumi
upgrade

1TeV upgrade


Beam background features.

L.Cousin PhD

Total Momentum vs Set




Vertex Radius vs Vertex Z






- **Origin of background:**
- Zone 1 = interaction region
- Zone 2 = detector region
- Zone 3 = backscattered particles
- ⇒ Most background is coming from IR
- ⇒ Typical $p_T \sim 10-100$ MeV
- ⇒ They are real tracks !

($p_T \sim 8$ MeV to reach Layer 1)
 ($p_T \sim 30$ MeV to reach Layer 6)





Longitudinal vs Transverse Momentum, Set1






$\theta_T \text{ effective} = (\pi/2) - \text{Arccos} (0.3 \cdot B \cdot R_{\text{Layer1eff}} / (2 \cdot pT)) \pm \arctan (|v| / R_{\text{Layer1}})$



$\theta-\phi-pT$
For particles coming from IR





\Rightarrow Which min pT reconstruction do we Want ?

ILC Running scenarios

Physics Case for the International Linear Collider
K. Fuji et al. ILC-NOTE-2015-067

ILC Operating scenarios
T. Barklow et al. ILC-NOTE-2015-068

Topic	Parameter	Initial Phase	Full Data Set	units
Higgs	m_h	25	15	MeV
	$g(hZZ)$	0.58	0.31	%
	$g(hWW)$	0.81	0.42	%
	$g(hb\bar{b})$	1.5	0.7	%
	$g(hgg)$	2.3	1.0	%
	$g(h\gamma\gamma)$	7.8	3.4	%
		1.2	1.0	%, w. LHC results
	$g(h\tau\tau)$	1.9	0.9	%
	$g(hc\bar{c})$	2.7	1.2	%
	$g(h\bar{t}t)$	18	6.3	%, direct
		20	20	%, $t\bar{t}$ threshold
	$g(h\mu\mu)$	20	9.2	%
	$g(hhh)$	77	27	%
	Γ_{tot}	3.8	1.8	%
	Γ_{invis}	0.54	0.29	%, 95% conf. limit
Top	m_t	50	50	MeV ($m_t(1S)$)
	Γ_t	60	60	MeV
	g_L^γ	0.8	0.6	%
	g_R^γ	0.8	0.6	%
	g_L^Z	1.0	0.6	%
	g_R^Z	2.5	1.0	%
	F_2^γ	0.001	0.001	absolute
	F_2^Z	0.002	0.002	absolute
	W	m_W	2.8	2.4
g_1^Z		8.5×10^{-4}	6×10^{-4}	absolute
κ_γ		9.2×10^{-4}	7×10^{-4}	absolute
λ_γ		7×10^{-4}	2.5×10^{-4}	absolute
Dark Matter		EFT Λ : D5	2.3	3.0
	EFT Λ : D8	2.2	2.8	TeV, 90% conf. limit



Sustainable occupancy rate ?


- Study by G.Voutsinas (DESY) cf. 31.05.2016
Chargino cross-section study

31.05.2016
ECFA 2016


⇒ ≠r.o. time configurations tested

$M_h = 124 \text{ GeV}$


$\delta m(\text{chargino} - \text{neutralino}) 1.59 \text{ GeV}$



	DBD VXD		Ideal VXD		Conservative VXD		Ambitious VXD	
layer	$\sigma_{sp} (\mu\text{m})$	$\sigma_{time} (\mu\text{s})$	$\sigma_{sp} (\mu\text{m})$	$\sigma_{time} (\text{BXs})$	$\sigma_{sp} (\mu\text{m})$	$\sigma_{time} (\mu\text{s})$	$\sigma_{sp} (\mu\text{m})$	$\sigma_{time} (\mu\text{s})$
L1 / L2	3 / 6	50 / 10	3 / 3	1 / 1	4 / 4	4 / 4	3 / 3	1 / 1
L3 / L4	4 / 4	100 / 100	3 / 3	1 / 1	4 / 4	8 / 8	3 / 3	2 / 2
L5 / L6	4 / 4	100 / 100	3 / 3	1 / 1	4 / 4	8 / 8	3 / 3	2 / 2






⇒ Track seeding in the VTX helps low momentum track efficiency



⇒ Faster read-out do help to disentangle "Tracks signal" from tracks coming from BB


Expected Vertex performances (2) : Flavor tagging

- ILD example
- Full simulation
- Multi-variable tagging algorithm (BDT)
 - LCFIplus
- Continuous improvements




Expected Tracking performances

Single muons events : Normalised pT resolution for different polar angles



- SiD:

- better @ high pT
- robustness in high density tracks environment




- ILD:


- better @ low pT
- dE/dx capabilities (TPC)

Multiplicity discussion

- 1 hit \neq 1 pixel fired
 - Typically 1-4 for perpendicular particles
- ⇒ Depends on:
 - Threshold applied on discriminators
 - Charge sharing
 - Smaller for fully depleted technologies
 - Increases with sensitive thickness
 - Incident angle effect





Crucial parameter: pitch / epitaxial layer thickness



e.g. :
 20 μm pitch, 20 μm thickness, $\theta = 70^\circ$
 ⇒ 3 crossed pixels ⇒ \sim x3 occupancy

Beam background properties in the local frame of the sensors




Background properties:

- z - ϕ - θ correlations \Rightarrow Elongated clusters
- Use cluster shape to tag/reject beam background ?
- easier for small pitch & large sensitive thickness

Beam background simulation
(with anti DID)


θ
 θ vs U, Layer 0



(L.Cousin PhD, IPHC)



Beam axis

Track Tilts ϕ vs θ , All



θ

Beam background properties in the local frame of the sensors




- Background properties:
 - z - ϕ - θ correlations \Rightarrow Elongated clusters
 - Use cluster shape to tag/reject beam background
 - old idea for small pitch


1 hit Bckgd

Loopers (low pT)

θ vs U, Layer 0



Track Tilts ϕ vs θ , All



(L.Cousin PhD, IPHC)

Beam axis

θ