



# Overview of SOI Pixel Development

May 9, 2017

TYL-FJPPL Satellite Meeting@Strasbourg

**Yasuo Arai**

**On behalf of SOIPIX collaboration**


*High Energy Accelerator Research Organization (KEK)  
& The Okinawa Institute of Science and Technology (OIST)*

*[yasuo.arai@kek.jp](mailto:yasuo.arai@kek.jp), <http://rd.kek.jp/project/soi/>*

# Outline


- I. Introduction
- II. SOI Pixel Process & Run
- III. Design Examples
- IV. Summary

Compton Electrons Tracks




# I. Introduction


## Hybrid Detector



Monolithic




## Silicon-On-Insulator (SOI)



To use SOI technology for pixel detector is already discussed in 1990<sup>(\*)</sup>.

(\*) Jean-Pierre Colinge, 'An overview of CMOS-SOI technology and its potential use in particle detection systems', NIM A305 (1991) 615-619.

# Issues in SOI Pixel



- Transistors does not work with Detector High Voltage. (Back-Gate Effect)
- Circuit signal and sense node couples. (Signal Cross Talk)
- Oxide trapped hole induced by radiation will shift transistor threshold voltage. (Radiation Tolerance)

Unfortunately, in 1990s, due to immature process technology, no good high-resistivity SOI wafer etc. , many SOI sensor R&D projects were stopped.

# First SOI Wafer (SIMOX)

First good quality SOI wafer


SIMOX (Separation by Implanted Oxygen)

This took long implantation time of Oxygen, so the production cost was very high and applications are limited.



K. Izumi  
(NTT Japan,  
1978)

Oxygen Ion Implantation  
120-200 keV,  $4-20 \times 10^{17} \text{ cm}^{-2}$




# Present SOI Wafer (SmartCut™)



Michel. Bruel  
(Leti, 1991)

Become popular after 2000. **soitec**




(from SOITEC Web)


# First KEK SOI Pixel Detector

2006

This detector can be operated only at  $V_{back} < 15V$  due to the back gate effect




First Image (Wire)



Introduce BPW and FZ wafer

The detector can be operated above 400V . By using high-resistivity Floating Zone wafer, we could achieve thick full-depletion region.


However, capacitance between sensor and transistor is increased. Digital operation during measurement is difficult.






# Double SOI Wafer

2014



Additional conductive layer under the transistors solved all issues

# SOIPIX Detectors (Double)



## Double SOI Detector

- Middle Si layer shields coupling between sensor and circuit.
- It also compensate E-field generated by radiation trapped hole.
- Good for Complex function and Counting-type sensor.
- Can be used in High radiation environment.

Metal 5

# Cross section of the Double SOI Pixel


Middle Si

Middle Si Contact

Transistor

Metal 1

Sensor Contact




# Specifications of Double SOI wafers

Layer	D-1	D-2	D-3 (next run)
Company	SOITEC	Shinetsu	Shinetsu
SOI1	p-type 88 nm, < 10 $\Omega \cdot \text{cm}$	p-type 88 nm, < 10 $\Omega \cdot \text{cm}$	p-type 88 nm, < 10 $\Omega \cdot \text{cm}$
BOX1	145 nm	145 nm	145 nm
SOI2	p-type 88 nm, < 10 $\Omega \cdot \text{cm}$	n-type 150 nm, < 10 $\Omega \cdot \text{cm}$	n-type 150 nm, 3-5 $\Omega \cdot \text{cm}$
BOX2	145 nm	145 nm	145 nm
Substrate	n-type Cz, 725um, ~700 $\Omega \cdot \text{cm}$	p-type Low Ox Cz, 725um, > 1.0 k $\Omega \cdot \text{cm}$	p-type FZ, 725um, > 5.0 k $\Omega \cdot \text{cm}$

# Effect of Double SOI

## Cross Talk from Clock line



Shield:  
Cross Talk  
between Circuit  
and Sensor is  
reduced to 1/20.


(by Lu Yunpeng (IHEP))

# Gamma-ray Irradiation Test

## (Id-Vg Characteristics v.s. SOI2 Potential)

NMOS

I/O normal Vth  
Source-Tie Tr.  
L/W = 0.35um/5um



By setting Middle Si potential (Vsoi2) to -5V, Id-Vg curve returned nearly to pre-irradiation value at 100 kGy(Si) (10 Mrad).

(by U. of Tsukuba)

## II. SOI Pixel Process & Run






## Lapis Semi.<sup>(\*)</sup> 0.2 $\mu\text{m}$ FD-SOI Pixel Process

→ Kurachi's Talk

Process	0.2 $\mu\text{m}$ Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/ $\mu\text{m}^2$ ), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer (single)	Diameter: 200 mm $\phi$ , 720 $\mu\text{m}$ thick Top Si : Cz, $\sim 18 \Omega\text{-cm}$ , p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) $\sim 700 \Omega\text{-cm}$ , FZ(n) $> 2\text{k} \Omega\text{-cm}$ , FZ(p) $\sim 25 \text{ k} \Omega\text{-cm}$ etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(\*) Former OKI Semiconductor Co. Ltd.



**Morioka**


**ILC**

**Sendai**

**Sendai**



We operate  
Multi-Project Wafer (MPW)  
run. (1~2 times/year)



KEK

Shizuoka U.

JAXA/ISAS

RIKEN



IHEP China

Osaka U.

Tohoku U.



AGH & IFJ, Krakow

Hokkaido U.

Kyoto U.

Tsukuba U.



Lawrence Berkeley Nat'l Lab.  
Fermi Nat'l Accl. Lab.

Kanazawa I.T.

AIST



Louvain Univ.



U. Heidelberg

***Only one SOI radiation pixel  
process in the world!***

## PDK

- Mar. 22, 2017: New SOI SemiTOOLS of which license is extended to Mar. 31, 2018 are released. NEW!  
\*[LAPIS Semi TOOLS61](#) (for IC6.1)  
\*[LAPIS Semi TOOLS Se](#) (for IC5.1)).  
(You can check the expiration date of the license.)
- Mar. 22, 2017: Bit assignment of 20 bit fuse is corrected. ([manual](#), [gds](#)). If you want to trace wafer number and your chip location within wafer please put this fuse pattern on your chip in vertical direction. NEW!
- Apr. 25, 2016 : PDK Rel. 0510\_ic61 ([Contents](#), [Rel Note](#), [PDK Rel 0510](#), [Documents](#)) NEW!  
(SPICE parameter of nch/pch core normal-vt st2 is updated, OF(GDS#64) is added to technology file, document for new fuse layout (20 bits) is added)
- Sep. 12, 2014 : Contact Tree (p.8) is updated ([020SOI\\_022Wiring\\_forK](#))
- Sep. 10, 2014 : 1/f model parameters are updated. Please replace relevant files in 02\_soi020\_kek\_LAPIS\_Semi\_ic61/SIM\_PARAM/hspice/Cor directory with [this](#).

## MPW Run Web Page

PDK is provided by Lapis

## Other Documents

- July 17, 2015 : [Implantation Layer summary](#).
- Sep. 12, 2014 : [Design Note on the N and P-substrate common design](#).
- Dec. 17, 2013 : [Design Note of the double-SOI \(v.1\)](#).
- June 5, 2013 : [SPICE Simulation Parameters \(QSD-11523, Rev. 11\)](#)
- June 3, 2013 : Hot Carrier Reliability Standard (QSD-11041, Rev. 4)([English](#))
- Aug. 5, 2011 : Summary of Implantation Condition ([V1.0 confidential!](#))
- June 1, 2010 : Electro Migration Standard (QSD-10606, v. 3)([Japanese](#), [English](#))
- Jan. 29, 2010 : Guideline for Dummy Metal Prohibit Area ([Japanese](#), [English](#))
- July 7, 2009 : Summary Report on Sensor Diode and BPW layer ([09HAC-1259 ES2Y0-001IA with English Translation](#))
- Jan. 26, 2009 : Calibre CCI RC extraction User's Guide ([pdf\(Japanese, English\)](#))

(\*1) --- Not relevant to ordinary users

## SPICE

- Feb. 10, 2017 : [Modech SPICE models for the increased LDD](#). NEW!
- June 14, 2016 : SPICE model of [core diode](#) written by A-R-Tec.
- June 25, 2012 : SPICE rev.8 readme.txt ([English](#)), readme\_core\_st\_lv\_e.txt ([English](#))
- June 30, 2009 : How to specify Body-Tie, Source-Tie, and Body-Floating Tr parameters in SPICE ([pdf](#))
- June 23, 2009 : Diode model of dio\_ppn\_io is only supported ([Layout & I-V curve](#))

## CAD Tools:


- Cadence Virtuoso
- Mentor Calibre  
(DRC, LVS, PEX)
- Synopsys HSPICE

## Libraries


- Simple I/O Library
- Free User Libraries
- No Digital Library

# Layout Shrink (Active Merge)


Bulk CMOS




SOI



Share Contacts




Salicide Connection




In the SOI process, it is possible to merge NMOS & PMOS Active region and share contacts.

# Single Port SRAM Bit Cell



Only 1 Active region



Cell Size :  $3.94\mu\text{m} \times 3.06\mu\text{m} = 12.06\mu\text{m}^2$

# Hexagonal Counting-type Pixel (under development)

CNPIX1

52 $\mu$ m

45 $\mu$ m

Charge Amp  
+  
Shaper  
+  
Discriminator  
+  
Q Share Handling  
+  
19bit Counter  
+  
7bit register  
(in 2,340  $\mu$ m<sup>2</sup>)



*Smallest Counting-type Pixel of this kind.  
(much smaller than designed in 0.13 $\mu$ m process)*

# III. Design Examples




# Integration type detector & 3D CT

→ Miyoshi's Talk





- Sensor: INTPIX4 FZn, Backside Illumination
- HV: 200V、Integration Time: 1ms、ScanTime: 320ns/pix, 1000frame/event
- KEK PF, X-ray Energy: 9.5keV
- Took images for 0~180° at every 1 degree.

# INTPIX4: Computed Tomography with Synchrotron X-ray




# Stitching Exposure for Large Sensor

## Mask Layout



## Exposed Layout





## SOI Photon-Imaging Array Sensor (SOPHIAS) for X-ray Free Electron Laser (XFEL) SACLA

Utilization of SOPHIAS has been started for various experiments in SACLA@RIKEN.

- Dynamics of Atomic Structure
- Direct Observation of Chemical Reactions
- etc.

X-ray Tube Cu 22kV 400uA  
5000 frames accumulated  
(total exposure: 500 s)  
Sensor-detector: 2m




# XRPIX: Event Driven X-ray Astronomy Detector

→ Tsuru's Talk




- Chip size : 24.6 mm x 15.3 mm
- Pixel size : 36  $\mu\text{m}$  sq.
- # of pixel : 608 x 384 (= ~233k)
- Thickness of sensor layer : 310  $\mu\text{m}$  (CZ wafer)  
500  $\mu\text{m}$  (FZ wafer)



# ILC Vertex Detector R&D : SOFIST

(SOI sensor for Fine measurement of Space & Time)

→ Yamada's Talk




## Test Chip Spec.

- Chip size:  $2.9 \times 2.9 \text{ mm}^2$
- Substrate (FZ n-type,  $2 \text{ k}\Omega \cdot \text{cm}$ )
- Pixel size:  $20 \sim 25 \mu\text{m}$
- No. of Pixel:  $50 \times 50$  pixels
- Gain:  $32 \text{ mV}/\text{ke}^-$  (@ $C_f=5\text{fF}$ )
- Analog signal memories: 2 for signal or 2 for time
- Column-ADC: 8 bit
- Zero Suppression Logic





R&D for 3D integration is also progressing.

# 120GeV/c Proton Beam test at FNAL

FPIX2 (8  $\mu\text{m}$  pixel) x 4  
SOFIST\_v1 (20  $\mu\text{m}$  pixel) x 2






FPIX2  
Position Resolution  
 $\sim 0.7 \mu\text{m}$



# R&D on Backside Surface Pinning Pixel

Our SOI Pixel process  
is very flexible!  
→ 5 Buried layers



Low Sense node Cap.  
Low Leak current  
High Gain  
(Shizuoka Univ.)



## IV. Summary

- SOI pixel technology becomes mature. Back-gate and sensor-circuit coupling issues are solved by introducing double SOI wafer.
- Radiation tolerance is improved to more than 10 Mrad by biasing middle Si of the Double SOI.
- NMOS-PMOS active merge reduces layout size very much. This is almost equivalent to go to finer process while keeping analog voltage of 0.2um process (1.8V/3.3V).
- Many kinds of SOI X-ray detectors are developed (or under development) so far.
- With the collaboration of IPHC group and the SOIPIX group, I expect large synergy will be borne.

# 1<sup>st</sup> International Worksop on SOI Detector (SOIPIX2015) @Sendai, June 3-6, 2015



# 11<sup>th</sup> International “Hiroshima” Symposium on the Development and Application of Semiconductor Tracking detectors (HSTD11)

in conjunction with

## 2<sup>nd</sup> Workshop on SOI Pixel Detector (SOIPIX2017)

OIST, Okinawa, Japan, Dec. 11-15, 2017.

### TOPICS:

Simulations

Technologies

Pixel and Strip Sensors

Radiation Tolerant Materials

ASICs

Large Scale Applications

Applications in Biology, Astrophysics, Medical, ...

New Ideas and Future Applications

SOI Detectors

### KEY DATES:

Abstract submission: 10 July - 28 Aug.

Registration: 10 July – 20 Nov.

<https://indico.cern.ch/event/577879/>



For further information – email: [hstd@ml.post.kek.jp](mailto:hstd@ml.post.kek.jp)

### International Advisory Committee:

HSTD11

SOIPIX2017

P. Allport

S.C. Lee

T. Hatsui

N. Cartiglia

T. Ohsugi,

M. Idzik

M. Garcia-Siveres

A. Seiden

Q. Ouyang

G. Hall

T. Takahashi

### International Organizing Committee:

Y. Arai (KEK, OIST)

Y. Fukazawa (Hiroshima U.)

S. Hou (Academia Sinica)

X. Lou (IHEP)

H.S-W Sadrozinski (UC Santa Cruz)

H. Sugawara (OIST)

Y. Unno (Chair, KEK)

### Local Organizers:

Y. Arai (Chair, KEK, OIST)

T. Shintake (OIST)

S. Takeda (OIST)

Y. Unno (KEK)

F. Suzuki (OIST secretary)


### Sponsors & Supporters:

OIST, KEK, MEXT KAKENHI

Hamamatsu Photonics K.K.



Thank You!



# Backup