



Overview of SOI Pixel Development

May 9, 2017

TYL-FJPPL Satellite Meeting@Strasbourg

Yasuo Arai On behalf of SOIPIX collaboration

High Energy Accelerator Research Organization (KEK) & The Okinawa Institute of Science and Technology (OIST) vasuo.arai@kek.jp, http://rd.kek.jp/project/soi/

<u>Outline</u>

- I. Introduction
- II. SOI Pixel Process & Run
- III. Design Examples
- IV. Summary



I. Introduction

Hybrid Detector



To use SOI technology for pixel detector is already discussed in 1990^(*).

(*) Jean-Pierre Colinge, 'An overview of CMOS-SOI technology and its potential use in particle detection systems', NIM A305 (1991) 615-619.

Issues in SOI Pixel



- Transistors does not work with Detector High Voltage. (Back-Gate Effect)
- Circuit signal and sense node couples.
 (Signal Cross Talk)
- Oxide trapped hole induced by radiation will shift transistor threshold voltage. (Radiation Tolerance)

Unfortunately, in 1990s, due to immature process technology, no good high-resistivity SOI wafer etc. , many SOI sensor R&D projects were stopped.

First SOI Wafer (SIMOX)

First good quality SOI wafer

SIMOX (Separation by Implanted Oxygen)

This took long implantation time of Oxygen, so the production cost was very high and applications are limited.





K. Izumi (NTT Japan, 1978)



Pesent SOI Wafer (SmartCut[™])



Michel. Bruel

(Leti, 1991)

Become popular after 2000. SpiteC



First KEK SOI Pixel Detector

2006



Introduce BPW and FZ wafer

2009



Vback

Double SOI Wafer



Additional conductive layer under the transistors solved all issues



Double SOI Detector

- Middle Si layer shields coupling between sensor and circuit.
- It also compensate E-field generated by radiation trapped hole.
- Good for Complex function and Counting-type sensor.
- Can be used in High radiation environment.



x9.0k TE 12/10/16

3.00μm

Specifications of Double SOI wafers

Layer	D-1	D-2	D-3 (next run)
Company	SOITEC	Shinetsu	Shinetsu
SOI1	p-type 88 nm,	p-type 88 nm,	p-type 88 nm,
	< 10 Ω ∙cm	< 10 Ω ∙cm	< 10 Ω ∙cm
BOX1	145 nm	145 nm	145 nm
SOI2	p-type 88 nm,	n-type 150 nm,	n-type 150 nm,
	< 10 Ω ∙cm	< 10 Ω ∙cm	3-5 Ω ∙cm
BOX2	145 nm	145 nm	145 nm
	n-type	p-type	p-type
Substrate	Cz, 725um,	Low Ox Cz, 725um,	FZ, 725um,
	~700 Ω ∙cm	> 1.0 k Ω ∙cm	> 5.0 k Ω ∙cm

Effect of Double SOI

Cross Talk from Clock line





II. SOI Pixel Process & Run

Features of SOI Pixel Detector

- Monolithic device. No mechanical bonding.
- Fabricated with semiconductor process only.
 → High reliability and Low Cost.
- High Resistive fully depleted sensor (50um~700um thick) with Low sense node capacitance. → Large S/N.
- On Pixel processing with CMOS circuits.
- No Latch up and very low Single Event cross section.
- Can be operated in wide temperature (1K-570K) range.
- Based on Industry Standard Technology.



<u>Lapis Semi.^(*) 0.2 µm FD-SOI Pixel Process</u>

Process	0.2µm Low-Leakage Fully-Depleted SOI CMOS 1 Poly, 5 Metal layers. MIM Capacitor (1.5 fF/um ²), DMOS Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer (single)	Diameter: 200 mm ϕ , 720 μ m thick Top Si : Cz, ~18 Ω -cm, p-type, ~40 nm thick Buried Oxide: 200 nm thick Handle wafer: Cz (n) ~700 Ω -cm, FZ(n) > 2k Ω -cm, FZ(p) ~25 k Ω -cm etc.
Backside process	Mechanical Grind, Chemical Etching, Back side Implant, Laser Annealing and Al plating

(*) Former OKI Semiconductor Co. Ltd.

→ Kurachi's Talk





PDK

• Mar. 22, 2017: New SOI SemiTOOLS of which license is extended to Mar. 31, 2018 are released. *LAPIS Semi TOOLS61 gz (for IC6.1) ·IC5.1)).

*LAPIS Semi TOOLS Se (You can check the expirati MPW Run Web Page

- Mar. 22, 2017: Bit assignment of 20 on fuse is concerced. (manual, gus). If you want to frace wafer number and your chip location within wafer please put this fuse pattern on your chip in vertical direction. NEW!
- Apr. 25, 2016 : PDK Rel. 0510 ic61 (Contents, Rel Note, PDK Rel 0510, Documents) NEW! (SPICE parameter of nch/pch core normal-vt st2 is updated, OF(GDS#64) is added to technology file document for new fuse layout (20 bits) is added) PDK is provided by Lapis
- Sep. 12, 2014 : Contact Tree (p.8) is updated (<u>020SOI 022Wiring forK</u>
- Sep. 10, 2014 : 1/f model parameters are updated. Please replace relevant files in 02_soi020_kek_LAPIS_Semi_ic61/SIM_PARAM/hspice/Cor directory with this.

Other Documents

- July 17, 2015 : Implantation Layer summary.
- Sep. 12, 2014 : Design Note on the N and P-substrate common design.
- Dec. 17, 2013 : Design Note of the double-SOI (v.1).
- June 5. 2013 : SPICE Simulation Parameters (QSD-11523, Rev. 11)
- June 3, 2013 : Hot Carrier Reliability Standard (QSD-11041, Rev. 4)(En
- Aug. 5, 2011 : Summary of Implantation Condition (V1.0 confidential!)
- June 1, 2010 : Electro Migration Standard (QSD-10606, v. 3)(Japanese,
- Jan. 29, 2010 : Guideline for Dummy Metal Prohibit Area (Japanese, English)
- July 7, 2009 : Summary Report on Sensor Diode and BPW layer (09HAC-1259 ES2Y0-0011A with English Translation)
- Jan. 26, 2009 : Calibre CCI RC extraction User's Guide (pdf(Japanese, I

(*1) --- Not relevant to ordinary users

SPICE

- Feb. 10, 2017 : Modech SPICE models for the increased LDD. NEW!
- June 14, 2016 : SPICE model of core diode written by A-R-Tec.
- June 25, 2012 : SPICE rev.8 readme.txt (English), readme_core_st_lv_e.txt (English)
- June 30, 2009 : How to specify Body-Tie, Source-Tie, and Body-Floating Tr parameters in SPICE (pdf)
- June 23, 2009 : Diode model of dio_ppn_io is only supported (Layout & I-V curve)

CAD Tools:

- Cadence Virtuoso
- Mentor Calibre • (DRC, LVS, PEX)
 - Synopsys HSPICE

Libraries

- Simple I/O Library
- **Free User Libraries**
- **No Digital Library**

ate))



Single Port SRAM Bit Cell





Only 1 Active region

Cell Size : $3.94 \mu m X 3.06 \mu m = 12.06 \mu m^2$



(much smaller than designed in 0.13um process)

III. Design Examples

Integration type detector & 3D CT







- Sensor: INTPIX4 FZn, Backside Illumination
- HV: 200V、Integration Time: 1ms、ScanTime: 320ns/pix, 1000frame/event
- KEK PF, X-ray Energy: 9.5keV
- Took images for 0~180° at every 1 degree.

INTPIX4: Computed Tomography with Syncrotron X-ray

(by R. Nishimura, K. Hirano (KEK)

3mm

Stitching Exposure for Large Sensor



SOI Photon-Imaging Array Sensor (SOPHIAS) for X-ray Free Electron Laser (XFEL) SACLA

Utilization of SOPHIAS has been started for various experiments in SACLA@RIKEN.

- Dynamics of Atomic Structure
- Direct Observation of Chemical Reactions
- etc.

X-ray Tube Cu 22kV 400uA 5000 frames accumulated (total exposure: 500 s) Sensor-detector:2m

XRPIX: Event Driven X-ray Astronomy Detector

\rightarrow Tsuru's Talk

ILC Vertex Detector R&D : SOFIST

(SOI sensor for Fine measurement of Space & Time)

→ Yamada's Talk

Test Chip Spec.

- Chip size: 2.9 × 2.9 mm2
- Substrate (FZ n-type, 2 kΩ•cm)
- Pixel size: 20~25 µm
- No. of Pixel: 50×50 pixels
- Gain: 32 mV/ke- (@Cf=5fF)
- Analog signal memories: 2 for signal or 2 for time
- Column-ADC: 8 bit
- Zero Suppression Logic

R&D for 3D integration is also progressing.

IV. Summary

- SOI pixel technology becomes mature. Back-gate and sensor-circuit coupling issues are solved by introducing double SOI wafer.
- Radiation tolerance is improved to more than 10 Mrad by biasing middle Si of the Double SOI.
- NMOS-PMOS active merge reduces layout size very much. This is almost equivalent to go to finer process while keeping analog voltage of 0.2um process (1.8V/3.3V).
- Many kinds of SOI X-ray detectors are developed (or under development) so far.
- With the collaboration of IPHC group and the SOIPIX group, I expect large synergy will be borne.

11th International "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking detectors (HSTD11)

in conjunction with

2nd Workshop on SOI Pixel Detector (SOIPIX2017)

OIST, Okinawa, Japan, Dec. 11-15, 2017.

TOPICS:

Simulations Technologies Pixel and Strip Sensors Radiation Tolerant Materials ASICs

Large Scale Applications Applications in Biology, Astrophysics, Medical, ... New Ideas and Future Applications SOI Detectors

KEY DATES: Abstract submission: 10 July - 28 Aug. Registration: 10 July – 20 Nov.

https://indico.cern.ch/event/577879/

For further information - email: hstd@ml.post.kek.jp

International Advisory Committee: HSTD11 SOIPIX2017 P. Allport S.C. Lee T. Hatsui N. Cartiglia T. Ohsugi, M. Idzik M. Garcia-Siveres A. Seiden Q. Ouyang G. Hall T. Takahashi

> International Organizing Committee: Y. Arai (KEK, OIST) Y. Fukazawa (Hiroshima U.) S. Hou (Academia Sinica) X. Lou (IHEP) H.S-W Sadrozinski (UC Santa Cruz) H. Sugawara (OIST) Y. Unno (Chair, KEK)

> > Local Organizers: Y. Arai (Chair, KEK, OIST) T. Shintake (OIST) S. Takeda (OIST) Y. Unno (KEK) F. Suzuki (OIST secretary)

Sponsors & Supporters: OIST, KEK, MEXT KAKENHI Hamamatsu Photonics K.K.

HAMAMATSU

科研費

Thank You!

Backup