

DE LA RECHERCHE À L'INDUSTRIE



Olivier Gevin

Slide & Design:  
Florent Bouyjou

CEA Saclay, France

[www.cea.fr](http://www.cea.fr)

TDC multicanal pour  
mesure du temps d'arrivée.



Institute of Research into the  
Fundamental Laws of the Universe  
SEDI

**Irfu**


## Time Of Arrival pour HGICAL

Type(s) de TDC(s) réalisé(s)	Pulse train amplifier
Type d'intégration: ASIC ou FPGA	ASIC
ASIC dédié TDC ou TDC intégré dans ASIC front-end	TDC intégré dans ASIC front-end
Nombre de voie(s)	32 (64 ou 72 visés)
Technologie (pour les ASICs)	TSMC 130nm
Gamme dynamique en temps	1,6 $\mu$ s
Résolution temporelle - Pas de quantification: simulés et mesurés	11 bits, LSB=12.5 ps Simulé.
Taux de comptage / temps mort individuel	40MHz (11 bits)
Consommation par voie	2mW. Ne consomme qu'en cas d'événement
Type de discriminateur utilisé, (selon) jitter, walk	

Collaboration between **OMEGA** and **IRFU** in end 2016 resulted in IRFU's involvement in the design of a fast multi-channel TDC (time to digital converter) for the ToA (Time of Arrival) and its associated PLL (phase-locked loop).

**HGROCV1 block diagram :**


bunch clock 40 MHz



TDC and PLL

ToA (Time of Arrival) of the particle

**Resolution < 25 ps step LSB**  
**Over a range of 25 ns**



**TDC (time to digital converter)** for **ToA** of large-scale systems

with many channels:

Measure the "relative" phase of an event with respect to the input bunch clock at 40 MHz.


**PLL (phase-locked loop)** will provide an internal clock in the chip with multiples frequencies, less noisy and in phase with the external bunch clock in order to have a more precise **time to digital conversion**.

### TDC specifications

<b>Resolution</b>	< 25 ps step LSB
<b>Bits</b>	10 bits (over 25 ns)
<b>Conversion rate</b>	> 40 MHz (bunch clock)
<b>Power consumption</b>	< 2 mW / channel
<b>Area</b>	Small for multichannel
<b>Technology</b>	TSMC 130 nm
<b>Temperature</b>	-30 °C

# CHOICE OF TDC ARCHITECTURE OPTIMIZED FOR FE HGICAL

New "Two-step" architecture incorporating a **pulse train amplifier** designed and tested by [KwangSeok Kim] in 2013 :



## How it works ? : Kim publication

- **1st conversion step** called **Coarse TDC (CTDC)** → classical **DLL (Delay-locked loop)** line (4 most significant bits) according to a START bit and STOP bit.
- **The stop signal is flashed** and the residue of this conversion between the last DLLs of the CTDC need to be interpolated by using a **Pulse Replicator (PR)**.
- This residual pulse train is sent to a **residue integrator called Fine TDC (FTDC)** based on a **DLL** line (3 LSBs)

**Advantages** : high speed conversion and low power consumption



**Weaknesses** : not controlled in terms of process, mismatch, temperature ...

## Improvements in our chip :

- Increase the time range by **adding a counter**
- keep performance under **temperature and process variations**


# CHOICE OF TDC ARCHITECTURE OPTIMIZED FOR FE HGICAL

New "Two-step" architecture incorporating a **pulse train amplifier** designed and tested by [KwangSeok Kim] in 2013 :



# MULTI-CHANNEL TDC ARCHITECTURE FOR THE TOA


## Multi-channel TDC architecture :



**TDC resolution is increased by a counter**  
 → the 2 most significant bits of the TDC are now obtained by an 8-bit counter operating at the CTDC frequency which is also a multiple of the 40 MHz bunch clock.


- 2 LSB bits for TDC MSBs
- 6 other bits for bunch marking.

CTDC clock provided by internal PLL.




**TOTAL :**  
**Resolution : 10/11 bits | LSB : 24,3/ 12,15 ps**

## Clock synchronizer and CTDC :



Synchronizer + delay-line CTDC




**Power consumption only when an event arrives**  
**CLK=160MHz (T=6.25ns)**  
**Profondeur=32**  
**LSB=6.25/32=195ps.**



CTDC ENCODER CODE evolution for different time of arrival  
 START\_TDC between 2 and 10 ns and for CLK\_PLL = 160 MHz

**Warning : in this figure there is not enough simulated point to get a realistic estimation of the DNL and INL**


## CTDC and Residue extraction :





# PULSE REPLICATOR

## Pulse replicator :



**Residue replication by 4, 8 or 16  
(programmable)**


**Copy frequency : 1,37 GHz**

**Total multiplication time :**

Gain x 8 : 6 ns


Gain x 16 : 12 ns

$N \times$  Residue




# FTDC : RESIDUE INTEGRATOR


## Residue integrator :



### Pulse replicator + delay-line FTDC




Pulse replicator =  
En activated



$$FTDC = N \cdot residue$$

Counter : 0

1





time of arrival START\_TDC

CTDC and FTDC ENCODER CODE evolution for different time of arrival Event between 2,6 and 3,4 ns and for CLK\_PLL = 160 MHz


**Warning : in this figure there is not enough simulated point to get a realistic estimation of the DNL and INL**

## CTDC residue NOISE histogram x10 Scale with START\_TDC 2,85 ns and with PLL = 160 MHz Extracted with perfect input clock



**Std Dev :  $8,22/10 = 822$  fs**

# LAYOUT



## Time Of Arrival pour HGICAL

Type(s) de TDC(s) réalisé(s)	Pulse train amplifier
Type d'intégration: ASIC ou FPGA	ASIC
ASIC dédié TDC ou TDC intégré dans ASIC front-end	TDC intégré dans ASIC front-end
Nombre de voie(s)	32 (64 ou 72 visés)
Technologie (pour les ASICs)	TSMC 130nm
Gamme dynamique en temps	1,6 $\mu$ s
Résolution temporelle - Pas de quantification: simulés et mesurés	11 bits, LSB=12.5 ps Simulé.
Taux de comptage / temps mort individuel	40MHz (11 bits)
Consommation par voie	2mW. Ne consomme qu'en cas d'événement
Type de discriminateur utilisé, (selon) jitter, walk	


Soumission en juin 2017.

=> Rendez vous aux journées VLSI 2018 pour des résultats de mesure.



# PLL ARCHITECTURE


## Architecture :




- **Multiplier** : Generate 160 MHz from 40 MHz (have an 1.28 GHz output frequency for output)
- **Internal clock in phase** with external 40 MHz (phase detector)
- **Cleaner** : Reduce the jitter of the external 40 MHz (estimated at 25 ps) in order to have a cleanest possible internal clock and less than the quantification noise of the TDC < 3.52 ps

Minimum and maximum lock frequencies : **21 to 47,6 MHz (BW : 20 MHz)**

## Phase detector :



# TIME BUDGET




## Maximum conversion time :

10 bits TDC = 16 ns

11 bits TDC = 22 ns

# TEMPERATURE AND PROCESS VARIATIONS

## Internal DLL channel calibration :




CTDC (Coarse TDC) and FTDC (Fine TDC) → **Internal servo-controlled DLL**

To have the **same DLL time response** according to the temperature and process variations


External initial load voltage & adjustable current injection

## Initial lock DLL Calibration phase :

VD\_CTDC\_P & VD\_FTDC\_P internal calibration init to 0 V with VD\_CTDC\_N = 1,2 V and VD\_FTDC\_N = 1,2 V and VBIAS\_N = 400 mV at -40, 0 and 40 °C [internal buffer]



VD\_CTDC\_P Final value at 10 μs



VD\_FTDC\_P Final value > 20 μs


**25 ns recalibration every 100 us**  
to avoid the voltage node discharge (leakage current)

Commun master DLL for continuous calibration (mismatch?)




# LAYOUT AND SIMULATION RESULTS

## TDC layout :



Area = 140  $\mu\text{m}$  x 310  $\mu\text{m}$   
Triple wells under analog and digital

## PLL layout :



Area = 515  $\mu\text{m}$  x 141  $\mu\text{m}$   
Triple wells under analog and digital


TDC	Simulation R&D TDC
Resolution	24.4 / 12.2 ps
Bits	10 / 11 bits (over 25 ns)
Rms noise	$\approx 1$ ps rms
Conversion rate	10 bits TDC = 62,5 MHz 11 bits TDC = 45,6 MHz
Linearity	To be done
Power consumption	During the conversion 2,18 mW [static and dynamic] or 40 $\mu\text{W}$ [static]
Calibration	Internal
Area	250 $\mu\text{m}$ x 160 $\mu\text{m}$
Technology	TSMC 130 nm
Temperature	-40 and 40 $^{\circ}\text{C}$

PLL	Simulation R&D PLL
Input frequency	40 MHz (Bunch clock)
Output frequency	MAX : 1.28 GHz Output of intermediate frequencies : (640, 320, 160 MHz)
Jitter	Jitter cleaner = 2.2 ps rms Cleaner 94 % (for 25 ps input jitter)
Power consumption	1.91 mW
Area	515 $\mu\text{m}$ x 141 $\mu\text{m}$
Technology	TSMC 130 nm
Temperature	-40 and 40 $^{\circ}\text{C}$

# PLL TRANSIENT JITTER

Transient noise jitter injection with Cadence jitter source [extracted, buffer] @ 27 °C :

1400 periods :



35 ps rms jitter noise added to perfect 40 MHz input clock (left) and the jitter of the 160 MHz output (right)

## DESIGN STATUT





TDC	Statut
Schematics	OK
Temperature variation -40 to 40 °C	OK
Monte-Carlo (process & mismatch) -40 and 40 °C	OK
Layout	OK
Extracted view	OK
Fine characterization process (INL, DNL, etc...)	To be done

PLL	Statut
Schematics	OK
Temperature variation -40 to 40 °C	OK
Monte-Carlo (process & mismatch) -40 and 40 °C	OK
Layout	OK
Extracted view	OK
Fine characterization process	To be done

Next steps	Statut
32 Multi-channel TDC & PLL	To be done
Connect the ToA TDC in HGROCV1	To be done
Add internal slow control registers	To be done
Add internal references (DAC)	To be done
PAD, drivers connections, etc...	To be done
DRC & LVS verifications	To be done
Final simulations	To be done

# DLL\_CTDC & DLL\_FTDC DELAYS

DLL\_CTDC & DLL\_FTDC delays with VD\_P variations, VD\_N = 1,2 V and at -40, 0 and 40 °C [parasitics included]




# TOA PERFORMANCE

In testbeam : jitter = 500 ps/Q(fC) (+) 20 ps

In HGROC, simulated jitter = 1.2 ns/Q(fC)

Timing Resolution (Mean Silicon - MCP)  
vs Mean Sensor Effective Signal



# GLOBAL ARCHITECTURE

