



INTRODUCTION TO THE DIGITAL FLOW IN MIXED ENVIRONMENT 1 – FRONT END

CHRISTOPHE FLOUZAT
CEA / DRF / IRFU

PRESENTATION OBJECTIVES

Presentation intended to Analog Developers:

- who need to interact with digital blocs
- who need to develop (simple) digital blocs

Who am I ?

- Initially, an Analog (RF) developer
 - Went to digital to develop FPGAs and SoC
 - Finally digital developer for micro electronics
- I have the experience of this path you foresee 😊

Summary

- Firsts steps in a HDL language: Verilog
- Digital Simulation
- Simulation with Analog blocs

TWO TYPICAL CASES

Either you need to develop a small digital block


Or someone developed this bloc for (with) you

- Understand what's inside

- Maybe add some little changes

- Simulate it with other (analog) units

TYPICAL EXAMPLE DESIGN: A SIMPLE ADC



HARDWARE DESCRIPTION LANGUAGE: VERILOG

HARDWARE DESIGN LANGUAGES

Hardware Description Language (HDL) used to describe digital hardware elements

Needed as Designs become more and more Complex (millions of gates)

Various levels of design abstractions are used:

- **Behavioral:**

 - flow control, arithmetic operators, complex delays

- **Register Transfer Level (RTL):**

 - Structural description of the registers and the signal changes between registers


- **Gate level:**

 - combinatorial logic gates (and, or, not,...)


- **Switch level:**

 - layout description of the wires, resistors and transistors (CMOS, PMOS, etc)

FROM TEXT FILES TO SILICIUM



HDL BRIEF HISTORY



'Gateway Design Automation'
Company started to develop Verilog

VHDL-1993
1st IEEE Std

VHDL-2000
After review

SystemVerilog
3.0
Accelera
Extension

VHPI
Procedural
interface
extension to
VHDL

1980

1990

1993

1995

2000

2001

2002

2005

2007


VHDL
development by
US defense dpt

Cadence bought
Gateway and
pushed Verilog


Verilog-1995
1st IEEE Std

Verilog-2001
2nd IEEE Std

SystemVerilog-2005
IEEE Standard



HDL DEVELOPMENT



HDL DEVELOPMENT

It looks like code but describes structures like the one used for custom-level design.

→ Imposes to use the right coding style

Unlike a program which executes sequentially, HDL's execute concurrently.



Two main subsets:

- Synthesizable – reflecting HW / Silicon
- Non-Synthesizable – reflecting *instrumentation* code



Why use Verilog ?

- Relatively simple and close to C
- 60% of the world digital design market

SYNCHRONOUS DESIGNS RECOMMENDED



Combination Feedback



Unless you know what you are doing...

C-LIKE SYNTAX

- **Case Sensitive**
- **Identifiers can contain**
 - Numbers 0 1 ... 9
 - Underscore _
 - UPPER and lower case letters
- **Each Line is terminated with a “;”**
- **Define a name and give a constant value**
 - ``define RAM_SIZE 16`
- **Include another file**
 - ``include adder.v`
- **Comments:**
 - `// single line`
 - `/* multiline */`


VERILOG CODING STYLES

There are 3 Major Coding Styles:

- **Structural** : Instances + Wires
- **Combinational** : Continuous Assignment
- **Procedural** : “always” Blocks

Structural

```
input  a, b ,c;
output co, s;
wire  n1, n2, n3;
xor   (n1, a, b);
xor   (s, n1, c);
nand  (n2, a, b);
nand  (n3, n1, c);
nand  (co, n3, n2);
```



Behavioral

```
input  a, b ,c;
output co, s;
wire  n1, n2, n3;
assign n1 = a^b;
assign s = n1^c;
assign n2 = ~(a&b);
assign n3 = ~(n1&c);
assign co = ~(n3&n2);
```

MODELING STRUCTURE: THE MODULE

The module is the basic building block in Verilog.

Modules can be interconnected to describe the structure of your digital system

Think hierarchical: module by module

Interface is defined by ports (input, output or inout)


Preferred (verilog2001)

Port Declaration Style

All modules run concurrently

```
module smp12 (X,Y,A,B,C);  
  input  a, b ,c;  
  output X, Y;  
  assign X = (A&B) | ~C;  
  assign Y = ~C;  
endmodule
```

*assign statement ordering doesn't matter
because they execute in parallel*



```
module smp12 (  
  output X, // You should  
  output Y, // document each  
  input A, // and every input  
  input B, // and output in  
  input C); // the port list  
  
  assign X = (A&B) | ~C;  
  assign Y = ~C;  
endmodule
```

MODULE CONTENT

- **Net-list / Call other Modules**
structural description for the top level
- **Continuous assignments (combination circuits)**
Data flow specification for simple combinational
Verilog operators
- **Procedural blocs (RTL)**
always and *initial* blocks (allow timing control and concurrency)
C-like procedure statements
- **Primitives (=truth table, state transition table)**
- **Function and task (≈function and subroutine)**

MODULE INSTANTIATION


Module Creation = Declaration (can't be nested)

```
module adder(out,in1,in2);  
    output out;  
    input in1,in2,sel;  
  
    assign out=in1 + in2;  
endmodule
```

Module Use = Instantiation

instance
example

```
module adder_tree (out0,out1,in1,in2,in3,in4);  
    output out0,out1;  
    input in1,in2,in3,in4;  
  
    adder add_0 (out0,in1,in2);  
    adder add_1 (out1,in3,in4);  
endmodule
```



PARAMETRIZED MODULE

Parameterized register model - Verilog-1995 style

```
module myreg(q, d, clk, rst_n);
    parameter    SZ=8;
    output  [SZ-1:0] q;
    input   [SZ-1:0] d;
    input   clk, rst_n;
    reg     [SZ-1:0] q;

    always @(posedge clk or negedge rst_n)
    begin
        if (!rst_n)    q <= 0;
        else           q <= d;
    end
endmodule
```

Parameterized register model - Verilog-2001 style

```
module myreg
#(
    parameter    SZ=8
)
(
    output reg [SZ-1:0]    q;
    input   [SZ-1:0]      d;
    input                               clk
    input                               rst_n;
);
    always @(posedge clk or negedge rst_n)
    begin
        if (!rst_n)    q <= 0;
        else           q <= d;
    end
endmodule
```

EXPLICIT PORT ASSIGNMENTS (RECOMMENDED)

```
module mytop
#(
    parameter    SIZE=8
)
(
    output reg [SIZE-1:0] q;
    input      [SIZE-1:0] d;
    input      clk;
    input      rst_n;
);

myreg #(SIZE) toto(q,d,clk,rst_n);

endmodule
```

```
module mytop
#(
    parameter    SIZE=8
)
(
    output reg [SIZE-1:0] q;
    input      [SIZE-1:0] d;
    input      clk;
    input      rst_n;
);

myreg
#(.SZ(SIZE))
toto(.q(q), .d(d),
     .clk(clk), .rst_n(rst_n));

endmodule
```

Explicit assignments may avoid you some headaches if parameter order changes...

“GENERATE” FEATURE

Lets you generate code automatically

Starts with `generate`, ends with `endgenerate`

You can use `if` statements, `always` blocks, `for` loops

```
genvar i;
generate
  if (MODE==INNER_BARREL) begin
    for (i=0;i<3;i=i+1) begin
      evtMgr multEvt(.rst(rst), .clk(clk), .out(out[i]), .trig(trig));
    end
  else
    evtMgr multEvt(.rst(rst), .clk(clk), .out(out[0]), .trig(trig));
  end
endgenerate
```

Just be careful, errors in a generate block are hard to track sometimes.

PROCEDURAL BLOCS: SEQUENTIAL LOGIC (1/2)

Behavioral model statements to define sequential actions

“*always*” keyword infers a register (flip-flop or latch)

@(event-expression) means the statement below are executed when the expression is true (i.e. event-driven)

Example:

@(posedge clk) means that the statement is only executed on the positive edge of the clock

“*reg*” declaration needed for always block assignment

*Input D is sampled,
and assigned to Q
only when the clock
ticks*

```
module dff(  
    output Q, // data output  
    input D, // data input  
    input CLK); // clock input  
  
    reg Q;  
    always @(posedge (CLK) ) begin  
        Q <= D;  
    end  
endmodule
```

PROCEDURAL BLOCS: SEQUENTIAL LOGIC (2/2)

- **C-like statements inside always block**
 - if and case (see typical structures)
 - Very useful for describing conditional logic

```
always @ (posedge clk)
begin
    statement1;
    statement2;
    ...
end
```

- **Statements are executed sequentially to describe the intended behavior of the circuit**
 - Last assignment to variable is value put into the register
 - Use with caution!

NET LIST: REGISTERS AND NETS

NETS

Nets are physical connections between devices
Nets always reflect the logic value of the driving device
Many types of nets, but all we care about is **wire**

Can't appear inside
an always bloc

Types of nets

| | |
|--------------|---------------------------|
| wire, tri | : default |
| wor, trior | : wire-ORed |
| wand, triand | : wire-ANDed |
| trireg | : with capacitive storage |
| tri1 | : pull high |
| tri0 | : pull low |
| supply1 | : power |
| supply0 | : ground |

REGISTER TYPE

Implicit storage – unless variable of this type is modified it retains previously assigned value
Does not necessarily imply a hardware register
Register type is denoted by **reg**

Assignment
in always bloc

NET DECLARATION

Declaring a net

```
wire [<range>] <net_name> [<net_name>*];
```

Range is specified as [MSb:LSb] . *Default is one bit wide*

Declaring a register variable

```
reg [<range>] <reg_name> [<reg_name>*];
```

Declaring memory

```
reg [<range>] <memory_name> [<start_addr> : <end_addr>];
```

Examples

```
reg r; // 1-bit reg variable  
wire w1, w2; // 2 1-bit wire variable  
reg [7:0] vreg; // 8-bit register  
reg [7:0] memory [0:1023]; a 1 KB memory
```

LOGICAL VALUES AND NUMBER BASES

LOGIC VALUES


0: zero, logic low, false, ground

1: one, logic high, power

X: unknown

Z: high impedance, unconnected, tri-state

4-value logic system in Verilog :



Format : **<size>**'<base><value>

Examples :

8'd16

8'h10

8'o20

'hCAFE

12'b0000_0100_0110 - binary number with 12 bits (_ is ignored)

SIGNAL CONCATENATION

Representations

{b[3:0],c[2:0]}

{a,b[3:0],w,3'b101}

{4{w}}

{b,{3{a,b}}}

Meanings

{b[3] ,b[2] ,b[1] ,b[0], c[2] ,c[1] ,c[0]}

{a,b[3] ,b[2] ,b[1] ,b[0],w,1'b1,1'b0,1'b1}

{w,w,w,w}

{b,a,b,a,b,a,b}

SOME TRAPS WITH VECTORS OF BITS

- $A[3:0]$ - vector of 4 bits: $A[3]$, $A[2]$, $A[1]$, $A[0]$
- Treated as an *unsigned* integer value by default,
 - e.g. $A < 0$ is *never* true!
 - e.g. beware of sums
 - $C[4:0] = A[3:0] + B[3:0]$; with $A = 0110$ (6) and $B = 1010$ (-6)
 - You get $C = 10000$: **different from expected 00000**,
 - as B is zero-padded, not sign-extended (unless declared signed)
- Concatenating bits/vectors into a vector, e.g. sign extend
 - $B[7:0] = \{A[3], A[3], A[3], A[3], A[3:0]\}$;
 - $B[7:0] = \{4\{A[3]\}, A[3:0]\}$;
- Vectors can be declared as “*signed*”

CONTINUOUS ASSIGNMENT

Describe combinational logic

Operands + operators

Drive values to a net

```
assign    out = a&b ;    // and gate
assign    eq  = (a==b) ; // comparator
wire #10  inv = ~in ;    // inverter with delay
wire [7:0] c   = a+b ;   // 8-bit adder
```

Avoid logic loops

```
assign a = b + a ;
asynchronous design
```

OPERATORS

| Verilog Operator | Name | Functional Group |
|---|---|---|
| () | bit-select or part-select | |
| () | parenthesis | |
| ! ~ & ~& ~ ^ ~^ or ^~ | logical negation negation reduction AND reduction OR reduction NAND reduction NOR reduction XOR reduction XNOR | Logical Bit-wise Reduction Reduction Reduction Reduction Reduction Reduction |
| + - | unary (sign) plus unary (sign) minus | Arithmetic Arithmetic |
| {} | concatenation | Concatenation |
| {{}} | replication | Replication |
| * / % | multiply divide modulus | Arithmetic Arithmetic Arithmetic |
| + - | binary plus binary minus | Arithmetic Arithmetic |
| << >> | shift left shift right | Shift Shift |

| | | |
|--------------------|--|--|
| > >= < <= | greater than greater than or equal to less than less than or equal to | Relational Relational Relational Relational |
| == != | logical equality logical inequality | Equality Equality |
| === !== | case equality case inequality | Equality Equality |
| & | bit-wise AND | Bit-wise |
| ^ ^~ or ~^ | bit-wise XOR bit-wise XNOR | Bit-wise Bit-wise |
| | bit-wise OR | Bit-wise |
| && | logical AND | Logical |
| | logical OR | Logical |
| ?: | conditional | Conditional |

OPERATORS: SOME TRAPS?

opa = 0010

unary reduction

`& opa = 0`

`0 & 0 & 1 & 0 = 0`

logical operation

`opa && opc = 0`

`opa = 0010 → true`

`opc = 0000 → false`

`true && false = false`

opb = 1100

bit-wise operation

`opa & opb = 0000`

0000

`& 1100`

0000

bit-wise operation

`~ opa = 1101`

opc = 0000

logical operation

`opa && opb = 1`

`opa = 0010 → true`

`opb = 1100 → true`

`true && true = true`

logical operation

`! opa = 0`


BLOCKING / NON-BLOCKING ASSIGNMENT

Blocking assignment

evaluation and assignment are immediate

```
always @(posedge clk)
begin
    rega = data;
    regb = rega;
end
```

⇒ Use for
Combinational Logic
(always or assign)




Non-Blocking Assignment

all assignments deferred until all right-hand sides have been evaluated (end of simulation timestep)

```
always @(posedge clk)
begin
    regc <= data;
    regd <= regc;
end
```

⇒ Use for
Sequential Style
(always)



GUIDELINES FOR EFFICIENT VERILOG CODING

Separate Combinational and Sequential

Separate also Structural Description and Random Logic

Structured: data path, XORs, MUXs

Random logic: control logic, decoder, encoder

Use Parentheses Operands + operators

Use assign statements when possible

GUIDELINES FOR SYNTHESIZABLE VERILOG

Always know your Target Circuit

Often, your only allowed storage is the DFF (avoid latches)

No case statements without **default** case

No if statements without an **else** case

A net assigned in one case must be assigned to in all cases (no implicit storage)

No loops

No **initial** blocks

Limited operators: + and – are the only arithmetic operators allowed

Try to avoid relational operators (>, ==) in favor of simpler logic

CLASSICAL STRUCTURES

D FLIP FLOP

```
module dff(  
    output [7:0] Q, // data output  
    input [7:0] D, // data input  
    input RST, // Asynchronous Reset  
    input CLK); // clock input  
  
    reg [7:0] Q;  
    always @(posedge CLK or posedge RST)  
    begin  
        if (RST)  
            Q <= 0;  
        else  
            Q <= D;  
        end  
    endmodule
```

```
module dff(  
    output [7:0] Q, // data output  
    input [7:0] D, // data input  
    input RST, // Synchronous Reset  
    input CLK); // clock input  
  
    reg [7:0] Q;  
    always @(posedge CLK)  
    begin  
        if (RST)  
            Q <= 0;  
        else  
            Q <= D;  
        end  
    endmodule
```

MULTIPLEXOR

```
module mux4_1(  
    output        out,    // data output  
    input  [1:0]  sel,    // input select  
    input         in0,    // data input 0  
    input         in1,    // data input 1  
    input         in2,    // data input 2  
    input         in3);  // data input 3  
  
    assign out =  
        (sel==2'b00)?    in0 :  
        (sel==2'b01)?    in1 :  
        (sel==2'b10)?    in2 :  
        (sel==2'b11)?    in3 :  
        1'bX;  
endmodule
```

```
module mux4_1(  
    output reg    out,    // data output  
    input  [1:0]  sel,    // input select  
    input  [3:0]  in);    // data input  
  
    always @(sel or in)  
    begin  
        case (sel)  
            2'd0:        out = in[0];  
            2'd1:        out = in[1];  
            2'd2:        out = in[2];  
            2'd3:        out = in[3];  
            default:    out = 1'bX;  
        endcase  
    end  
endmodule
```


COUNTER

```
module counter(  
    output [7:0] Q, // data output  
    input RST, // Synchronous Reset  
    input CLK, // clock input  
    input EN); // enable count  
  
    reg [7:0] Q;  
    always @(posedge CLK)  
    begin  
        if (RST)  
            Q <= 8'b0;  
        else if (EN)  
            Q <= Q + 1;  
        end  
    end  
endmodule
```


```
module counter_noloop(  
    output [7:0] Q, // data output  
    input RST, // Synchronous Reset  
    input CLK, // clock input  
    input EN); // enable count  
  
    reg [7:0] Q;  
    always @(posedge CLK)  
    begin  
        if (RST)  
            Q <= 0;  
        else if ((EN) and !(Q))  
            Q <= Q + 1;  
        end  
    end  
endmodule
```

FINITE STATE MACHINE 1/2

Moore: output determined by current state only



Mealy: output determined by current state and inputs



```

localparam IDLE=0, WAITFORB=1, DONE=2, ERROR=3;
reg [1:0] state, // Current state
        nxtState; // Next state
always @(posedge clk) begin
    if (reset) begin
        state <= IDLE; // Initial state
    end else begin
        state <= nxtState;
    end
end

always @(*) begin
    out = 0; // Default output value
    case (state)
        IDLE : begin
            end
        WAITFORB : begin
            end
        DONE : begin
            out = 1;
            end
        ERROR : begin
            end
    endcase
end

```

FINITE STATE MACHINE 2/2

```

always @(*) begin
    nxtState = state; // Default: don't move
    case (state)
        IDLE : begin
            if (B) nxtState = ERROR;
            else if (A) nxtState = WAITFORB;
        end
        WAITFORB : begin
            if (B) nxtState = DONE;
        end
        DONE : begin
            end
        ERROR : begin
            end
    endcase
end

```

VERILOG TEST BENCH

TESTBENCH'S

- **To simulate the whole environment surrounding your module:**
 - Either well targeted scenarios,
 - or (better) explore random scenarios,
 - or (even better) explore all possible scenarios } move to SystemVerilog ?
- **Of course, you can use non-synthesizable structures in your code**
 - For example, to include error detection code (encouraged)

As good practices, you are encouraged to test all unitary blocks constituting the hierarchy of your module

SYSTEM AND COMPILER COMMANDS

- **Compiler Directives (always preceded by a back-quote `)**
 - **`define** – defines a compiler time constant or macro
 - **`ifdef, `else, `endif** – conditional compilation
 - **`include** – include the whole content of a text file
 - **`timescale** – set the reference time unit and time precision of your simulation.
``timescale 100ns/1ns // only 1, 10, and 100 are legal values.`
- **System Tasks (always preceded by a \$)**
 - **\$time** – returns the current simulation time
 - **\$display** – similar to printf in C
`$display ("%d %d %d", address, sinout, cosout);`
 - **\$monitor** – print whenever any of the arguments change except \$time.
`$monitor ($time, "%d %d %d", address, sinout, cosout);`
 - **\$finish** – ends simulation
 - **\$readmemh** – load memory array from text file in hex format
 - **\$sdf_annotate** – useful for back-annotated simulations

TIMING CONTROL IN TESTBENCH'S 1/2

- **Delay (#)**

Used to delay statement by specified amount of simulation time

```
always  
begin  
    #10 clk = 1;  
    #10 clk = 0;  
end
```

A confusing Subtlety

```
Always @(a or b)  
begin  
    #10 if(a) out=b;  
end
```

Ten Delta cycles after a change in a or b,
check value of a before updating out (Weird!)

```
Always @(a or b)  
begin  
    if(a) #10 out=b;  
end
```

After a change in a or b, sample
and update out, ten Delta cycles later

TIMING CONTROL IN TESTBENCH'S 2/2

- **Event Control (@)**


- Delay execution until event occurs
- Event may be single signal/expression change
- Multiple events linked by **or**

```
always
@ (posedge clk)
begin
    q <= d;
end
```

```
always @ (x or y)
begin
    s = x ^ y;
    c = x & y;
end
```


- **“initial”** procedural block

- No activation list
- Runs only once
- Often, Initialize Simulation Environment



A table representing the structure of an initial block. The first row has two columns: 'initial' and 'c'. The second row has two columns: 'c' and 'statement'. The following five rows each have two columns: 'c' and '...' (representing multiple statements). A red arrow points downwards from the top of the table, indicating the execution flow.

| initial | c |
|---------|-----------|
| c | statement |
| C | ... |
| C | ... |
| C | ... |
| C | ... |
| C | ... |
| C | ... |



A table representing the structure of an always block. The first row has two columns: 'always' and 'c'. The second row has two columns: 'c' and 'statement'. The following five rows each have two columns: 'C' and '...' (representing multiple statements). A red arrow points upwards from the bottom of the table, indicating the execution flow.

| always | c |
|--------|-----------|
| c | statement |
| C | ... |
| C | ... |
| C | ... |
| C | ... |
| C | ... |
| C | ... |

GUIDELINES TO AVOID STRANGE SIMULATION BEHAVIORS

- When modeling sequential logic, use non-blocking assignments
- When modeling combinational logic with always block, use blocking assignments.
Make sure all RHS variables in block appear in @ expression
- If you mix sequential and combinational logic within the same always block
=> use nonblocking assignments
- Don't mix blocking and nonblocking assignments in the same always block
- Don't make assignments to same variable from more than one always block
- Don't make assignments using #0 delays

TESTBENCH EXAMPLE

```
module counter                                     counter.v
#(
    parameter DW = 4
)
(
    input clk,
    input rst,
    output reg [DW-1:0] count
);

always@(posedge clk, negedge rst) begin
    if(~rst) begin
        count <= {DW{1'b0}};
    end else begin
        count <= count + 1'b1;
    end
end
endmodule
```

```
tb_counter.v
`timescale 1ns/1ns
module tb_counter;
    localparam DW = 5;
    reg clk, rst;
    wire [DW-1:0] cnt;
    reg [DW-1:0] expectedCnt;

    always #10 clk = ~clk; // clock generation

    always@(posedge clk) begin
        if(cnt==expectedCnt)
            $write("%t: clk[%b] rst[%b] cnt[%b]\n", $time, clk, rst, cnt);
        else
            $write("error count %b != %b\n", cnt, expectedCnt);
        end

    always@(posedge clk, negedge rst) begin
        if(~rst) begin
            expectedCnt=0;
        end else begin
            expectedCnt = cnt+1;
        end
    end

    initial begin
        clk = 1'b0; rst = 1'b0;
        #100 rst = 1'b1;
        #1000 $stop;
    end

    counter #(.DW(DW)) dut( .clk(clk), .rst(rst), .count(cnt));

endmodule
```

DIGITAL SIMULATION

SIMULATORS

- **ModelSim**
- **QuestaSim**
- **NCSim**
- **VCS**
- **Icarus + GTKWave - Free**
- **ISim**

SIMULATION USING CADENCE NCSIM/NCVERILOG

Depending on the complexity of your design

- **Either 1 step with *irun***
- **Or 3 steps with *ncvlog/ncelab* and call snapshots**
 - Compile your design files and also your testbench's with *ncvlog*
 - Elaborate the design(s) with *ncelab*
 - Simulate by calling the right snapshot (*ncls* & *ncsim* tools)

ONE STEP SIMULATION WITH *irun* (1/2)

```
cflouzat> irun ./source/hdl/*.v ./source/tb/tb_counter.v -gui -access +rwc
[...]  
ncsim> run  
  
    10: clk[1] rst[0] cnt[00000]  
    30: clk[1] rst[0] cnt[00000]  
    50: clk[1] rst[0] cnt[00000]  
    70: clk[1] rst[0] cnt[00000]  
    90: clk[1] rst[0] cnt[00000]  
   110: clk[1] rst[1] cnt[00000]  
   130: clk[1] rst[1] cnt[00001]  
   150: clk[1] rst[1] cnt[00010]  
   170: clk[1] rst[1] cnt[00011]  
  
[...]  
  
   970: clk[1] rst[1] cnt[01011]  
   990: clk[1] rst[1] cnt[01100]  
  1010: clk[1] rst[1] cnt[01101]  
  1030: clk[1] rst[1] cnt[01110]  
  1050: clk[1] rst[1] cnt[01111]  
  1070: clk[1] rst[1] cnt[10000]  
  1090: clk[1] rst[1] cnt[10001]  
  
Simulation stopped via $stop(1) at time 1100 NS + 0  
./tb_counter.v:29 #1000 $stop;
```

-sdf_file adc_ctrl.sdf
for back annotated simulation


ONE STEP SIMULATION WITH *irun* (2/2)

And in case you discover a bug...

```
irun ./source/hdl/counter.v ./source/tb/tb_counter.v +nctimescale+1ns/1ns -gui -access +rwc
```

Right click on signals or modules to send signals to waveform window

Then RUN simulation, or REWIND if you added some new signals...



THREE STEPS SIMULATION (1/3)

First, setup hdl.var and cds.lib files:

- **cds.lib**

- maps logical lib name to physical location
- can include previously define 'cds.lib' file
- example

```
# Define logical name work to physical library wrk
include $CDS_INST_DIR/tools/inca/files/cds.lib
DEFINE work ./wrk
```

- **hdl.var**

- optional configuration file
- to setup compiler, elaborator and simulator command line options and arguments

```
include $CDS_INST_DIR/tools/bin/files/hdl.var
DEFINE NCVLOGOPTS -messages -errormax 10
DEFINE NCELABOPTS -messages -errormax 10
```

THREE STEPS SIMULATION (2/3)

- **Compile all your design files with *ncvlog***

```
ncvlog -messages -WORK work -incdir ./source/hdl ./source/hdl/*.v
```

- **Compile all your testbench's with *ncvlog***

```
ncvlog -messages -WORK work -incdir ./source/hdl ./source/tb/*.v
```

- **Elaborate all test scenarios with *ncelab***

```
ncelab -messages -timescale 1ns/1ps -access +wc -work work work.adc_ctrl_rampgen_tb1
```

```
ncelab -messages -timescale 1ns/1ps -access +wc -work work work.adc_ctrl_rampgen_tb2
```

```
ncelab -messages -timescale 1ns/1ps -access +wc -work work work.adc_ctrl_rampgen_tb3
```

```
ncelab -messages -timescale 1ns/1ps -access +wc -work work work.adc_ctrl_rampgen_tb4
```

```
ncelab -messages -timescale 1ns/1ps -access +wc -work work work.adc_ctrl_rampgen_tb5
```

```
ncelab -messages -timescale 1ns/1ps -access +wc -work work work.adc_ctrl_rampgen_tb6
```

- **List all compiled snapshots with *ncls***

```
ncls -snap
```

- **Then call it with *ncsim***

```
ncsim -gui -update work.adc_ctrl_rampgen_tb1:module
```

THREE STEPS SIMULATION (3/3)

For back annotated simulation

- **Compile your sdf file → generates a sdf.X file**

```
ncsdfc adc_ctrl.sdf
```

- **Add the right option to ncelab stage**

```
-SDF_CMD_FILE adc_ctrl_rampgen_tb1.sdfcmd
```


- **With adc_ctrl_rampgen_tb1.sdfcmd containing the text below**

```
// SDF command file adc_ctrl_rampgen_tb1.sdfcmd  
COMPILED_SDF_FILE = "adc_ctrl.sdf.X",  
SCOPE = adc_ctrl_rampgen_tb1.uut,  
MTM_CONTROL = "TYPICAL"; // or MAXIMUM or MINIMUM  
// END OF FILE: adc_ctrl_rampgen_tb1.sdfcmd
```


IMPORT FILES INTO VIRTUOSO LIBRARY

IMPORT VERILOG FILES (1/2)

Create new Library





Virtuoso > Import Verilog



IMPORT VERILOG FILES (2/2)


Select Files here

Your modules were added





START NC-VERILOG INTERFACE

Virtuoso > Tools > NC-Verilog



Initialize Design
Generate NetList
Then select your testbench



Select the signals
you would store

START NC-VERILOG INTERFACE

Simulation Setup

Options File

Reference Libraries

Files

Directories

Other Options: `+libext+.v`

Pack Reference Libraries to Reduce Start-up Time

Directory

Debug

Optimize for Best Performance

Object Access: Read Write Connectivity

Enable Line Debugging

Delay

Mode: Zero Path Unit Distributed None

Type: Minimum Typical Maximum

SDF Command File:

Pulse Control

Error %: 100 Reject %: 100 Use Pulse Control Parameters

Timing

Enable Timing Check

Allow Negative Values Ignore Notifiers

Suppress Warnings

Simulation Log File: `simout.tmp`

NC-Verilog Executable: `/RHELx86/INCISIVE_15.10.002/tools/bin/ncx1mode`

OK Cancel Defaults Apply Help

Here you can add the All_StdCells.v from PDK

+sdf_file adc_ctrl_signoff.sdf for post-layout simulations

Netlister Options

Simulation Mode: Entire Design Incremental Off

These Views: `behavioral functional system verilog pld_verilog lai_verilog lmsi_verilog symbol`

Generate Verilog Test Fixture Template

| | | |
|---|--|--|
| Netlist Uppercase <input type="checkbox"/> | Generate Pin Map <input type="checkbox"/> | Preserve Buses <input checked="" type="checkbox"/> |
| Netlist SwitchRC <input type="checkbox"/> | Skip Null Port <input type="checkbox"/> | Netlist Uselib <input type="checkbox"/> |
| Drop Port Range <input checked="" type="checkbox"/> | Incremental Config List <input type="checkbox"/> | Symbol Implicit <input type="checkbox"/> |
| Assign For Alias <input type="checkbox"/> | Skip Timing Information <input type="checkbox"/> | Declare Global Locally <input type="checkbox"/> |
| Netlist Explicitly <input type="checkbox"/> | Support Escape Names <input type="checkbox"/> | Single Netlist File <input type="checkbox"/> |

Terminal SyncUp: `Expand on Mismatch`

Stop Netlisting at Views: `verilog pld_verilog lai_verilog lmsi_verilog symbol`

Global Power Nets: `VDD!`

Global Ground Nets: `GND!`

Global TimeScale Overwrite Schematic TimeScale

Global Sim Time: 1 Unit: `ns`

Global Sim Precision: 1 Unit: `ns`

OK Cancel Defaults Apply Help

MIXED SIMULATION



METHODOLOGY

- **Can be very slow**
 - You'd better double check in full digital before moving to mixed simulation
 - Often you work with a simple model for the digital blocs as a first approach
 - Add more and more details (simulation time grows up)

- **Possibility to reuse your digital testbench**


DRAW MIXED SCHEMATICS TEST BENCH

Create new Library




and draw
new schematics


CREATE A CONFIG VIEW





Use Template




OPEN CONFIG VIEW AND START ADE L



CONFIGURE SIMULATION (1/2)




CONFIGURE SIMULATION (2/2)





Save all signals in hierarchical levels up to.. 1

Set detail level



TOOLS – WAVEFORM VIEWING



WHAT'S NEXT?

- Move to Gate-Level Synthesis using the SDF file after synthesis
- Move to simulation with Placed and Routed modules

The image shows two windows from the Cadence Virtuoso Analog Design Environment. The left window is the main simulation environment, and the right window is the 'AMS Options' dialog box, specifically the 'SDF' tab. The 'SDF' tab contains several settings for simulation options, including a field for 'Use SDF command file' (with a file selection button), a 'Delay type' dropdown menu set to 'None', and several checkboxes for simulation options like 'Suppress SDF warnings', 'Allow unique delays for each source-delay path', 'Include detailed information in SDF log file', 'Round precision of timing in SDF file', 'Suppress SDF cmd file info msgs', 'Disable celltype validation', 'Allow SDF worst-case rounding', and 'Do not run \$sdf_annotate tasks automatically'. Two yellow callout boxes with black outlines point to the 'Use SDF command file' field and the 'Delay type' dropdown. The first callout box contains the text 'Your SDF file here' and the second callout box contains the text 'Min / Typ / Max'. The 'AMS Options' dialog box also has 'OK', 'Cancel', 'Defaults', 'Apply', and 'Help' buttons at the bottom.

SUMMARY

MAIN POINTS TO REMIND

- **Hdl is not only coding: Important to use the right structures**
- **Changes in the digital interfaces adds a lot of work**
- **Test strategy has to be thought early**
- **A digital model of analog blocs may accelerate design time**
- **Version control of the design files may help you a lot**
(svn / mercurial / git / gitlab...)
- **Think to switch to SystemVerilog, even without using classes**
 - Give you access to `always_comb`, `always_ff` and `assert`