




GGP

Francisco Javier Egea Canet
INFN Padova


Index

- GALILEO / AGATA Hardware and global electronics layout
- GGP Firmware block diagram
- Recent improvements in the GGP firmware
- IPBUS and GTS
- Status, improvements and TODO list

Global Electronics




Global Electronics




GGP Firmware




- *Data Reception from the ADCs*
- *100 MHz @ 14 bits per channel*
- *JESD204A ensures the data link protocol*




- A switching pattern is sent to all ADCs.
- The pattern is digitized and sent back in order to detect the missing cycle.
- Detection of a synchronization pattern in order to align the channel-to-channel variations




- A set of 100 samples is stored every time a trigger occurs with some pre-trigger samples
- The energy comes after applying a MWD and a trapezoidal filter (Shaping time)




- The logics involved in the deserialization, link establishment, synchronization, trace capture and energy fits the functionality of a CHANNEL




- *Let's fit it in a smaller space...*




- Obviously, the firmware can take more than a single channel...




- A pre-selected channel will generate the trigger request, using a small tringular shaper and a threshold
- Also, a trigger interface handles the requests to the GTS leaf




- A group of channels plus the trigger logic is gathered in a DOMAIN.
 - GALILEO and EUCLIDES use domains with 2 channels
 - AGATA does the same with 38 channels




- And in the same way, the FPGA can fit several domains...




- A large memory allows the capture of 100.000 samples for analysis
- Also, it is possible to get online energy spectra for all channels and time difference spectra in all domains





- Both the readout of the short traces, spectra and long traces is performed via PCIe 4x




• Eventually, both the readout and the control interface are carried out using the same PCIe interface








GALILEO case: 16 domains / 2 channels




AGATA case: 1 domains / 38 channels




Time Difference Spectra

- Each domain allows to carry out time-difference spectra between consecutive events
- It can be used as an instantaneous rate-meter
- The time differences are calculated locally for every single trigger request (non-idle)




Add back and trigger selector

- Trigger functionality envisaged mainly for the GALILEO triple cluster
- Originally, a selectable single channel in a domain provided the triggering channel
- Now, with this mechanism, the trigger can be provided as the sum of several channels



Add back and trigger selector


- Trigger functionality envisaged mainly for the GALILEO triple cluster
- Originally, a selectable single channel in a domain provided the triggering channel
- Now, with this mechanism, the trigger can be provided as the sum of several channels



2nd Implementation using a binary summing tree


- Foreseen in case of summing a large amount of input channels
- Summing too many signals could produce timing errors
- Channels are summed up in pairs and delayed-aligned

Sync mechanism (ATCA)




- With ATCA electronics, the missing cycle is detected in the digitizer board, adding a 1 on one of the spare data bits.
- This fact made possible the transmission of data and sync bits simultaneously
- The time difference between the missing cycle in the sync pattern and the sync detected bit is then used to compensate delays

Sync mechanism (GGP)




- With GGP electronics, we choose between input and sync signals.
- It is hence, to apply a detection pattern algorithm over data in order to detect the missing cycle
- The time difference between the sent pattern and the detected missing cycle is used then to compensate the delays
- Enhanced robustness if using binary sub-multiples of the main frequency



Sync pattern

Signal generated when the timestamp reaches a value equal to 2^N


IPBUS and GTS



IPBUS solution proposed as an alternative to simplify the GTS control system.

- EPICS and VxWorks OS aren't used. Neither does the PowerPC processor.
- Therefore, a «GTS server» doesn't exist since there's not a program running on a processor.
- The client contains functions to read/write to/from the registers and act on the GTS HW
- Up to now, local tests have been carried out, being able to perform time measurements (both optical and with the MGTs).
- Still in a development stage.

GTS alignment problem



Monitoring the signal produced by the timestamp when generating the sync pattern using the sumbus interface

- In our setup in Legnaro, a misalignment has been seen using two GGPs.
- On our side, modifications have been made on the software side.
- The problem can be seen as a delay on the sync signals, indicating that the alignment wasn't carried out correctly.
- A test evidenced the origin of the problem in the GTS system as long as the local latency compensation with the digitizers was isolated.
- The consequence of this time misalignment is the delivery of different timestamps to different modules.
- Still, by now the problem hasn't been completely understood, and for this reason, the same setup must be compared using two VME leaf GTS cards.
- This might be relevant also for AGATA



GGP

Francisco Javier Egea Canet
INFN Padova