

AMChip06: circuit de mémoire associative en technologie TSMC 65 nm pour l'upgrade FTK d'ATLAS

F. Crescioli for the AMchip Team




IPHC Strasbourg - 01-06-2016


Outline


- ▶ Introduction to the Associative Memory
- ▶ Design approach
- ▶ Remarks on the flow
- ▶ Conclusions


Associative Memory


- ▶ The Associative Memory is an original computing device first conceived for realtime reconstruction of the trajectories of charged particles (tracking) at the CDF experiment of the hadron collider Tevatron
- ▶ The Associative Memory finds all matches between all combinations of input data and a pre-loaded database of patterns. It is a combinatorial pattern recognition engine.
- ▶ The AMchip, the ASIC that implements the Associative Memory function, is currently at the AMchip06 version (TSMC 65 nm) developed for ATLAS FTK
- ▶ AMchip06 has been developed by INFN (Milano, Frascati, Pisa) and LPNHE (Paris)










































Design Approach







Fig. 6. Schematic diagram of the XOR-based single-bit CAM cell.




Fig. 7. Layout of the XOR-based CAM cell in 65 nm CMOS technology.








Fig. 8. Schematic diagram of the 18-bit NOR logic gate.

L. Frontini, S. Shojaii, A. Stabile and V. Liberali, "A new XOR-based Content Addressable Memory architecture," Electronics, Circuits and Systems (ICECS), 2012 19th IEEE International Conference on, Seville, 2012, pp. 701-704. doi: 10.1109/ICECS.2012.6463629












The Serializer and Deserializer units are interfaces between the serial link Hard IPs, 8b/10b decoders, data stream decoders and the main AM logic. Each Hard IP produces its own clock and a FIFO is used to cross to the main clock domains.




The Filter block selects between JTAG and bus data. It also encodes the incoming 16 bit bus data with configured *don't care* 18 bit format




The AM is organized in 64 cores of 2kpatt each. A block is a P&R'ed standalone and then imported in the top-level as 64 clones.




The Pattern Flux block merge all the streams of found pattern coming from the internal cores and the two external pattern inputs to the pattern output.



Data is sent to the AM for matching at CLK rate (target 100 MHz)



Matched pattern readout is done at the pattern output data rate (target 32 bit at 60 MHz)




Patterns are stored in the AM using the JTAG interface (target 40 MHz for TCK, ~ 200 cycles to write one pattern)

Remarks on the flow

Flow

- ▶ Based on Foundation Flow from Cadence
- ▶ **NOT** a partitioned/hierarchical flow, but two "nested" flat flows
 - ▶ 2k block
 - ▶ Top level with 64x cloned 2k blocks
- ▶ Full flow up to (not closed) signoff took about 24h on at least 64 Gb RAM machine
- ▶ Final signoff timing closure optimizations were very hard to perform
 - ▶ Many iterations Tempus to Encounter
 - ▶ Need to run on >128 Gb RAM

AMchip06



AMchip06 specs

Technology	TSMC 65 nm
Area	$\sim 168\text{mm}^2$
Patterns	131072
Inputs (hit)	8x max 2 gbps
Inputs (patt)	2x max 2.4 gbps
Output (patt)	1x max 2.4 gbps
Core voltage	1 V to 1.2 V
Main clock	100 MHz

Conclusions

- ▶ The mixed full-custom / standard cells approach proved again to be very effective in designing large area and complex chips with area/power optimization
 - ▶ We used it since AMchip04, our first 65 nm prototype
- ▶ $\sim 168 \text{ mm}^2$ proved to be very hard to handle especially at signoff timing closure
 - ▶ We lost a lot of time before gathering enough computing resources to complete the final step
- ▶ The chip works withing specifications and we are finding 84% yield for zero-defect chips (preliminary)
- ▶ We are going to use it soon in FTK!
 - ▶ Many thanks to all the supporting institutions
 - ▶ Many thanks to the microelectronics experts from CERN and the many reviews, it was a precious input!