IN2P3 FPGA System Planner

Journées VLSI 2016

NEBULA DESIGN



Agenda

- PAON IV project
- >NEBULA board
- IN2P3's old design methodology
- Overview of FSP
- N2P3's methodology using FSP
- Improvements seen by using FSP



BAO project in radio



Fast acquisition system for 3D mapping of cosmological matter distribution in radio



BAO : Baryonic Acoustic Oscillations



- Imprints left by the baryon-photon fluid (before recombination) in the distribution of ordinary (baryonic) matter
- Slight modulation of the distribution of matter, (and galaxies as tracers). Structure formation being mainly driven by CDM which dominates structure formation
- In Radio : Use 21 cm HI emission
- 3D HI mass distribution measurement through total 21 cm emission intensity mapping (No individual galaxy detection)
- Hyperfine transition (spin-orbit) of atomic hydrogen: $v \approx 1,420405$ GHz $\rightarrow \lambda \approx 21$ cm





Data processing for off-line beam forming



1H-1H

2H-2H 3H-3H

4H-4H

1425

- 1V-1V

- 2V-2V - 3V-3V - 4V-4V



LINÉAIRE

Daniel Charlet – FSP -- VLSI 2016

25

20

/1e+4

 A_{auto} 10

CasA1142N9mar15

1416 1417 1418 1419

TimeBin: 2000,2095,60 (average per 55s)

1420

 ν (MHz)

1421

1422 1423 1424

Paon IV current analog limitation



Daniel Charlet - FSP -- VLSI 2016

ÉAIRE

NEBULA

NumEriseur à Bande Large pour l'Astronomie







Nebula Design Architecture





NEBULA FPGA content



White Rabbit



Network topology

11



Extension of Ethernet

- Synchronous mode (Synch-E) common clock for physical layer in entire network, allowing for precise time transfer.
- Deterministic routing latency

Technical concept

- Synchronous Ethernet
- Hardware -assisted PTP (IEEE1588) Precision Time Protocol
- Packed preemption ans deterministic protocol

IN2P3's old design methodology





Overview of FSP : Three Main Components of FPGA System Planner







FSP Flow

Allegro, OrCAD FPGA System Planner Symbols, Schematics

Power and reference voltage connections for all components

Decoupling capacitors

Xilinx, Altera FPGA Design tools

FSP complements FPGA vendor tools Allegro, OrCAD Design Authoring

Allegro, OrCAD PCB Layout

FSP engine guides PCB designer during pin swapping



Nebula FSP Project



Ready Pin: IO_FPLL_TC_CLKOUT1_FPLL_TC_CLKOUTn_DIFFIO_TX_T66n_DIFFOUT_T66n [H19] Net: ETH10G_RX1_P

FPGA selection FSP Project

-		
PGA Families		
<u>Xilinx</u>		
+ Artix-7		
E CoolBu	aner-II	
+ <u>CoolHu</u>	INPEXPLAS	
Hintex-	(the Costs	
Hintex	Jirascale	
En <u>Spartar</u>		
i <u></u>		
<u>+</u> r <u>opara</u> i∔l)≬rta⊻-	<u></u>	
+ Virtex-		
i <u>virtex-</u>		
i∓⊡ Virtex-	7	
	Itra Scale	
E Zvna70	00	
- Altera		
⊡⊡ Arria 11		
+ Arria II	GX	
+ Arria V	GX GT SX ST	
+ Arria V	GZ	
🕂 🕂 Arria G	x	
+- Cyclon	V	
+ Cyclon	2 111	
+ Cyclon	IV E	
+ Cyclon	IV GX	
🕂 🖬 Max 10		
i∔… Max II		
⊕- <u>Max V</u>		
🕂 🖳 <u>Stratix</u>	1	
🕂 🗹 <u>Stratix</u>	II GX	
🕂 <u>Stratix</u>	III	
🕂 🖞 <u>Stratix</u>	IV E	
🕂 <u>Stratix</u>	IV GT	
🕂 <u>Stratix</u>	IV GX	
🕂 <u>Stratix</u>	V GX G8	
- Actel		
+ ProAS	<u>D3</u>	
+ <u>BTAX</u>		
- <u>RTSX</u>		
rts:	(32su_cc256	
rts:	(32su_cq208	
rts:	(32su_cq256	
rts:	(32su_cq84	
rts:	(72su_cg624 	
rts:	(725) _ CQ2UB	
····· rts:	(/2su_cq256	

Component definition 1 FSP Project

								_	Design 💟				
					Rules Viewer (pc28f00ap30bf) ((sur iaob.lal.in2p3.fr)				×	4	
₽ <u>∃</u> Expand All	Collapse Undo	(Pil 🖓 🕯 Redo Filter Fir	ti ^ben à Id Replace Cut	Copy Paste Column	iide Reset Clear ns Width Highlight	CSV C	port SV						
	Pin Name	Pin f	lumber Pin T	ype Symbol Pin N	Jame Voltage Leve	IO Standard	Target Pin Function	Diff. Type	Diff. Pair Pin	Serial IO TX/RX Pin	Clock Grou		
🗄 Irfir	nterface_type= <mark>Norm</mark>	alinterface target_fam	ily=ArriaVGX,MaxV	unit=mm pin_size=1.00000	D jedec_type=bga64h8_1000	instance_prefix=M pde	scription=Parrallel%20NOR%20flash	%20memory part_he	ight= 7000000 part_width=	7000000 x_offset=-0 y_offset=7			
.	group group_name=	power group_number=	4 group_color=#ff00	00 gdescription=vccq%20v	ccp%20vcc								
÷.	group group_name=	gnd group_number=5 (group_color= #000000) gdescription= <mark>gnd%20vss</mark>									
÷.	group group_name=	Address group_const	raint= <mark>same_bank</mark> gro	oup_number=6 group_color	=#0000ff gdescription=lvcm	os2.5v%20to%203.3v							
÷	group group_name=	Data group_constraint	=same_bank group_	number=7 group_color=#0	Off00 gdescription=Ivcmos%	202.5v%20to%203.3v							
	group group_name= ADD<1>	CONTROL group_con	straint= same_bank ç Input	group_number=8 group_col ADD<1>	lor=#111100 gdescription= lvc i	nos%202.5v%20to%20 LVCMOS25	3.3v GIO						
	ADVN	F6	Input	ADVN		LVCM0825	GIO						
	CLK	E6	Input	CLK		LVCM0825	GIO						
	OEN	F8	Input	OEN		LVCM0825	GIO						
	RESETN	D4	Input	RESETN		LVCM0825	GIO						(10) (
	WEN	G8	Input	WEN		LVCM0825	GIO					A A	
	WPN	C6	Input	WPN		LVCM0825	GIO			100 6 60		2.00	100 (
Đ	group group_name=	NC group_number=9 g	roup_color=#aaffff g	description=NO%20CONN	ECT					(0) (0) (0)) (10) (10		(10) (
Ē	group group_name=	control_2 group_numk	er=10 group_color=#	00ff00 gdescription=CON	TROL_2					000	A	- M	S
										10 00 00		1/01	
										(0) (0)) (10) (10		(10)
•) () () () () () () () () () (NO	
01												(10)	(10)
Show Pa	ckage Vie <u>w</u>												
1/		20 1987	an ear an th			Daniel C	harlet – ESP -	- VISI2	2016		7 6 40		(HO) (

Component definition 2 FSP Project

			E	dit Virtual Inte	rface WR_STCTRL_ARRIA	for Device Ins	tance M1 (sur pc-cao1.	lal.in2p3.fr)	-	×
●∃ ■ Expand Collap All All	pse Undo Redo F	T Ma Filter Find Re	b <mark>a & ji</mark> iplace Cut Copy	Show/Hide Paste Columns	HH 😿 🥸 Reset Clear Refresh Width Highlight	Export Import CSV CSV	Add Define Auto Group Clk Group Detect I	Edit Remove Add A Group Group Bus Sig	dd Remove gnal Signal	
P	ort Name	Pin Type	Reserve Type	IO Standard	Target Pin Function	Diff. Type	Diff. Pair Signal	Serial IO TX/RX Signal	FPGA Ext. Termination	Net Nam
😑 protocol inte	erface_type= <mark>VirtualExtI</mark> r	nterface								
🗄 group gr	roup_name=WR_DAC_C	CTRL use_bank=7	A group_number=2							
🕀 group gr	roup_name=WR_MEM_I	2C group_numbe	r=3							
🖶 group gr	roup_name=GLUE group	_number=4	1	LUCKOOST.		-			1	EVT. TRIO
EXI.		Input		LVCMU825						
uno uno	1_KSI	Input		LVCMU825	CONFIG_D14	J			suria 04	
INU OVE		Output		LVCMU825	CONF_DONE CBCEBBOB				serie_24	
UVE				LVCMU825						
SER OUT	NAL_NUM_TEMP			LVCMU825	- DEV_CLRn					SERIAL_NUM_IE
	ICH_LMK	Uutput		LVCMU825	DEV_OE DIFFIO_BX					SYNCH_LMK
🗄 group gr	roup_name=WR_CK_20	use_bank=7A gro	pup_number=7		DIFFIO_RX_DQ/DQS					
🕀 group gr	roup_name= <mark>SPI</mark> group_n	umber=8			DIFFIU_IX					
t group gr ↓ <u>N</u> ame : WR_ST	roup_name=LED_ARRIA	group_number=9			DIFFOUT_DQ/DQS DQ DQS/CQ/CQn/QKn DQSn/QK Do not Connect GIO High Speed (GXB) IINIT_DONE MSEL0 MSEL1 MSEL2 MSEL3 MSEL3 MSEL4 PLL_FB PLL_OUT PR_DONE PR_ERROR PR_READY					×
Create From 🔮	Save <u>A</u> s	<u>S</u> ave						Hide Lo	g <u>V</u> alidate <u>O</u> K	<u>C</u> ancel

Component definition 3 FSP Project

	Edit Virtual Interface	WR_STCTRL_ARRIA f	or Device Inst	ance M1 (sur pc-cao1.	lal.in2p3.fr)		×
Expand Collapse Undo Redo Filter Find Replace Cut Copy	Image: Show/Hide Image: Show/Hide Paste Columns	😵 🥸 et Clear Refresh E th Highlight	xport Import CSV CSV	Add Define Auto Group Clk Group Detect F	Edit Remove Add A Group Group Bus Sig	dd Remove gnal Signal	
Port Name Pin Type Reserve Type	IO Standard	Target Pin Function	Diff. Type	Diff. Pair Signal	Serial IO TX/RX Signal	FPGA Ext. Termination	Net Nam
protocol interface_type=VirtualExtInterface							
group group_name=WR_DAC_CTRL use_bank=7A group_number=2							
group group_name=WR_MEM_I2C group_number=3							
group group_name=GLUE group_number=4							
EXT_TRIG Input	LVCM0S25 GIO						EXT_TRIG
GLB_RST Input	LVCM0825 GIO						GLB_RST
IRQ_ARRIA Output	LVCM0S25 GIO					serie_24	IBQ_ABBIA
OVERTEMP Output	DIFFI_18 🔺 GIO						OVERTEMP
SERIAL_NUM_TEMP InOut	DIFFUL_12						SERIAL_NUM_TE
SYNCH_LMK Output	DIFF_SSTL15						SYNCH_LMK
the group group name=WB_CK_20 use hank=74 group number=7	DIFF						
to group group pame-SPI group pumber=8	DIFF_SSTL2_I						
transport state and the state of the state o	DIFFL_125						
Image: WR_STCTRL_ARRIA	DIFF1[15 DIFF[15 HCSL HSTL_I HSTL_II HSTL_II_12 HSTL_II_18 HSTL_I_12 HSTL_I_12 HSTL_I_18 HSUL_12 LVCM0S12 LVCM0S15 LVCM0S18 LVCM0S25 LVCM0S30 LVCM0S30			•			•
Create From 🕑 Save As Save	LVDS_25 LVDS_E_1R LVDS_E_3R LVPECL_25 LVTTL				Hide Lo	ig <u>V</u> alidate <u>D</u> K	<u>C</u> ancel

Address Bus Optimized and Assigned by FSP (In Red the Bus Data_Isb)



Decoupling assignment and associated to the chips

Define Decoupling Capacitors								? 🗙
elect decoupling capacitors for po utton to start adding decoupling c usure that power regulators are c	wer regulat apacitors. lefined and i	ors connected	to the instances. : design before defi	Select t	he power r coupling ca	regula pacito	tor and click	on "Add"
, , ,				[🗗 <u>A</u> dd		Delete	<u>M</u> odify
Decap Symbol	Pin Count	Decap Value	Decap Count					•
passive_fsp:capa:sym_1		10u	8					
passive_fsp:cpol:sym_1		100u	8					
4 J7	1	100uf	1					
▲ P2V5	1	100uf	1					
passive_fsp:capa:sym_1		100n	1					
M1	166	8211uf	216					=
▲ P2V5	62	1844uf	50					
passive_fsp:capa:sym_1		10u	8					
passive_fsp:capa:sym_1		1u	12					
passive_fsp:capa:sym_1		100n	14					
passive_fsp:capa:sym_1		22n	16					
P2V5_VCCA_GX	4	201uf	3					
passive_fsp:capa:sym_1		1u	1					
passive_fsp:capa:sym_1		100n	2					
P2V5_VCCA_FPLL	6	2162uf	17					
passive_fsp:capa:sym_1		10u	2					
passive_fsp:capa:sym_1		470n	3					
passive_fsp:capa:sym_1		100n	6					
passive_fsp:capa:sym_1		22n	6					
P1V5_VCCH_GX	4	408.8uf	8					
passive_fsp:capa:sym_1		2.2u	4					
passive_fsp:capa:sym_1		100n	4					
P1V5_VCCD_FPLL	7	192uf	8					
passive_fsp:capa:sym_1		1u	4					
passive_fsp:capa:sym_1		47n	4					
P1V2_VCCR_GX	10	800uf	20					
passive_fsp:capa:sym_1		10u	2					
passive_fsp:capa:sym_1		1u	4					
passive_fsp:capa:sym_1		100n	6					
passive_fsp:capa:sym_1		22n	8					-
							<u>о</u> к	Cancel



Power assignment

Allegro 4 FPGA Sy	/stem Planne	er Option - D:/In2P3_	CDN_LIVE/nebula	/Nebula/Nebula_FSP_Cadence/nebula/nebula_1.fsp
<u>File Library Com</u>	ponent <u>D</u> e	esign <u>T</u> ools <u>G</u> ener	ate C <u>u</u> stom <u>P</u> ro	ojects <u>W</u> indow <u>H</u> elp
i 🖪 😭 🚱 🗎 🔦	📀 🥟 🛓	🍢 🚳 🖺 (* Wo	ork Flow Libraries	s Canvas Canvas Zoom Preview Design Connectivity Window Power Connections Properties Die View Messages Pin Le
Power Connections				
Image: Add Image: Constraint of the sector of the secto	Auto d Reg. Mis	Map Reset and ssing Reg. Map Reg.	Reset To Default Voltages	Check Power Connections
Regulator Name	Voltage	J1 [amc_mtca_10]	J7 [jtag_altera]	M1 [5AGTMC7GF31]
P2V5	2.5		VREF	VCCIO8D,VCCPD4A,VCCIO3D,VCCIO4A,VCCIO4B,VCCIO4C,VCCPD7BCD,VCCIO4D,VCCPD3,VCCPD4BCD,VCCPGM,VCCPD8,VCCPD7A,V
GND	0	GND	GND	GND
PV12	12	12		
P1V8	1.8			VCCIO7B
P3V3	3.3			
P2V5_VCCA_GX	2.5			VCCA_GXBL1,VCCA_GXBL0,VCCA_GXBR1,VCCA_GXBR0
P2V5_VCCA_FPLL	2.5			VCCA_FPLL,VCC_AUX
P1V5_VCCH_GX	1.5			VCCH_GXBR1,VCCH_GXBR0,VCCH_GXBL1,VCCH_GXBL0
P1V5_VCCD_FPLL	1.5			VCCD_FPLL,VCCBAT
P1V2_VCCR_GX	1.2			VCCR_GXBL,VCCR_GXBR
P1V1	1.1			VCC
P1V1P	1.1			VCCP
P1V2_VCCT_GX	1.2			VCCT_GXBL0,VCCT_GXBL1,VCCT_GXBR0,VCCT_GXBR1
P2V5_VREFIO	2.5			
P1V2_VCCL_GX	1.2			VCCL_GXBR0,VCCL_GXBR1,VCCL_GXBL0,VCCL_GXBL1



gen

Automatic Schematic Generation

Generate Allegro DE-HDL Schematics Placement Skip Unused Symbol Splits Exclude symbol splits that have no net connections. By default, unconnected symbol splits are not placed in order to minimize the number of generated schematic sheets. Do Not Mix Symbols and Hierarchical Blocks Place only one FPGA or connector hierarchical block per page. This helps to avoid overlaps with other components if the number of connections to the block increases. Do Not Mix Symbols of Different Instances Use a unique schematic pages for each instance. Checking this option will prevent symbols of different instances from being intermixed within a single page. General Preserve Schematics Generate schematics in preserve mode. Use this option to preserve any manual changes made to schematic placement or to preserve the placement of symbols on specific schematic pages. Display Net Name as Instance Pin Name Use the net name connected to the pin instead of the symbol pin name for FPGA components. Note that this is a purely textual overlay in the generated schematic and the symbols are not modified. Propagate FSP Net Groups Propagate FSP-defined net groups into Constraint Manager. These net groups are used to create default bundles in Allegro. Hierarchy Use Actual Port Type For Hierarchical Ports Use the port's direction to determine which hierarchical port symbol to use. If this option is unchecked, FSP uses an 'inout' port symbol for all hierarchical ports. Flatten Hierarchical Termination Blocks For terminations defined using hierarchical blocks, remove the hierarchy and place the underlying discrete components directly into the schematic. Generate Hierarchical Blocks for FPGAs Hierarchical Block Block Location M1(5AGTMC7GF... nebula_lib:h1_5agtmc7gf31 M2(5m2210zf256) nebula_lib:h141_5m2210zf256 M22(mlvds200_r... nebula_lib:h298_mlvds200_rule M23(mlvds200_r... nebula_lib:h313_mlvds200_rule ... Advanced Settings ... OK Cancel



Output result from Generate design



Automatic FPGA Pin Placement Constraint file for Quartus/Altera..

Export Design Constraints		
Available Device Instances M1 [5AGTMC7GF31] M2 [5m2210zf256] M22 [mlvds200_rule] M23 [mlvds200_rule]	Device Instance M1 Settings Constraints File Bus Notation: <> > > > > Image: Export All Constraints Constraint File Path output/constraints/M1/M0611.tcl Image: Export Partial Constraints	Export Negative Signals
Chec <u>k</u> All	Export Instance Names Banks	Constraint File Path Negative S



Automatic FPGA Pin Placement Constraint file for Quartus/Altera..

	emacs@ia	io2.lal.in2p3.fr (sur iao2.lal.in2p3.fr)
File Edit Options Buffers Tools Tcl Help		
0 0 × 0 6 × 9 6	🗞 🥌 🧭 🤋	
<pre>set_instance_assignment -name IO_STANI set_instance_assignment -name IO_STANI</pre>	DARD *2.5 V" DARD *2.5 V"	-to RATE_SELECT -to SB_RTN -to SYNCH_LMK -to TSD_SCL -to TSD_SDA -to TX_DISABLE -to TX_FAULT -to WR_RX -to WR_TX -to X0_156M_P
######################################	******	
set_location_assignment PIN_AH23 set_location_assignment PIN_R9 set_location_assignment PIN_D1 set_location_assignment PIN_AB22 set_location_assignment PIN_AC25 set_location_assignment PIN_AC25 set_location_assignment PIN_F19 set_location_assignment PIN_F23 set_location_assignment PIN_F23 set_location_assignment PIN_D24 set_location_assignment PIN_D24 set_location_assignment PIN_D26 set_location_assignment PIN_C27 set_location_assignment PIN_A23 set_location_assignment PIN_A23 set_location_assignment PIN_A23 set_location_assignment PIN_D26 set_location_assignment PIN_D28 set_location_assignment PIN_D28 set_location_assignment PIN_D28	$\begin{array}{ccc} -\text{to} & \text{ADD}\left[0\right]\\ -\text{to} & \text{CLK1} & \text{P}\\ -\text{to} & \text{CLK2} & \text{VCK0}\\ -\text{to} & \text{CPERSTn}\\ -\text{to} & \text{CPERSTn}\\ -\text{to} & \text{CDERSTn}\\ -\text{to} & \text{DID}\left[0\right]\\ -\text{to} & \text{DID}\left[P\right]\\ -\text{to} & \text{DI}\left[P\right]\\ -\text{to} & \text{to} & \text{to} \\ -\text{to} & \text{to} & \text{to} & \text{to} \\ -\text{to} & \text{to} & \text{to} & \text{to} \\ -\text{to} & \text{to} & \text{to} & \text{to} & \text{to} \\ -\text{to} & \text{to} & \text{to}$	-comment "Bank : 3D" -comment "Bank : B1R" -comment "Bank : 7A" -comment "Bank : 3D" -comment "Bank : 3D" -comment "Bank : 3A" -comment "Bank : 8D" -comment "Bank : 8D" -comment "Bank : 8D" -comment "Bank : 8D" -comment "Bank : 8A" -comment "Bank : 8A"
<pre>set_location_assignment PIN_C20 set_location_assignment PIN_B16 set_location_assignment PIN_B22 set_location_assignment PIN_B22 set_location_assignment PIN_B18 set_location_assignment PIN_E1 set_location_assignment PIN_E2 set_location_assignment PIN_B3 set_location_assignment PIN_B3 set_location_assignment PIN_A2 set_location_assignment PIN_A3 set_location_assignment PIN_A6 set_location_assignment PIN_A6 set_location_assignment PIN_C11 set_location_assignment PIN_C11 set_location_assignment PIN_C3 set_location_assignment PIN_A6 set_location_assignment PIN_C11 set_location_assignment PIN_A7 set_location_assignment PIN_A7 set_location_assignment PIN_A13 set_location_assignment PIN_A13 set_location_assignment PIN_A14</pre>	-to DI_P[2] -to DI_P[3] -to DI_P[4] -to DI_P[6] -to DI_P[6] -to DI_P[7] -to DQD_P[0] -to DQD_P[2] -to DQD_P[3] -to DQD_P[3] -to DQD_P[6] -to DQD_P[6] -to DQD_P[7] -to DQD_P[1] -to DQ_P[1] -to DQ_P[1] -to DQ_P[2] -to DQ_P[2] -to DQ_P[4] -to DQ_P[5] -to DQ_P[5] -to DQ_P[5] -to DQ_P[6]	-comment "Bank : 8D" -comment "Bank : 7D" -comment "Bank : 8D" -comment "Bank : 8D" -comment "Bank : 7D" -comment "Bank : 7D" -comment "Bank : 7B" -comment "Bank : 7B" -comment "Bank : 7A" -comment "Bank : 7B" -comment "Bank : 7B"



PCB design in development





Cooper Thickness = 0.314 | D



Bundle pin swap optimization Scheduling and bus slide



Daniel Charlet – FSP -- VLSI 2016

LINÉAIRE

Allegro PCB connected to FSP database Automatic feedback when PCB is written





DE L'ACCÉLÉRATEUR

NÉAIRE

Allegro PCB connected to FSP database real time pin swapping.





Daniel Charlet - FSP -- VLSI 2016

uccessfully checked all models for par Reading part flash_conf_co Successfully checked all models for part . Missing attribute group_color for group group1. Setting it to default value #00ff00 Reading part mlvds200_rule... validating device model ... Validating pin locations of device .. Validating pin logical information for connectors ... Successfully checked device model. Completed loading parts from cache Reading protocol between instances H4_M1... Reading protocol between instances H6_M1... Reading protocol between instances M7_M1... Reading protocol between instances M9_M1... Reading protocol between instances H5_M1.. Reading protocol between instances M8 M1... Reading protocol between instances H10_N1 .. Reading protocol between instances H11_N1..

Design 1 /exp/elec/charlet/LHCk/SpecsPCIEV2/sfp/specsv2a5/specsv2a5_ref.fsp

C Net View 🖲 Pin View M6 (0) M1 (299) M9 (0) M8 (0) M11 (0) M10 (0) M5 (0) M7 (0) M4 (0) 😋 Merge Al Instances To Left 🚺 😳 Merge Al Instances To Right 🗍 ĝ↓ **Difference** Count -2 ΰĤ. 8 10 Show/Hide Refresh Move Move Show Show Only Sort Sort Show Expand Collapse Copy Find Undo Redo Ascen Descen Right Left Next Diff Previous Diff Diff 299 Pin Numbe Pin/Port Name Pin Number Pin/Port Name device instance name=M1 device instance_name=M1 bank_instance bank_name=3A bank_number=1 bank_instance bank_name=3A bank_number=1 **NCSO DATA4 NESD DATA4** AA25 AA25 IO_DIFFIO_TX_B14p_DIFFOUT_B14p AE23 AE23 IO_DIFFIO_TX_B14p_DIFFOUT_B14p AE27 **4E27** IO_DIFFIO_TX_B3n_DIFFOUT_B3n IO_DIFFIO_TX_B3n_DIFFOUT_B3n AF24 IO_DIFFIO_RX_B13n_DIFFOUT_B13n AF24 IO_DIFFIO_RX_B13n_DIFFOUT_B13n **AF28** IO_RZQ_0_DIFFIO_TX_B1n_DIFFOUT_B1n 4E2E IO_RZQ_0_DIFFIO_TX_B1n_DIFFOUT_B1n AF29 TDI AF29 TDL AF30 TDO AF30 TDO 4624 4624 IO_DIFFIO_RX_B13p_DIFFOUT_B13p IO_DIFFIO_RX_B13p_DIFFOUT_B13p AG28 IO_DIFFIO_TX_B1p_DIFFOUT_B1p AG2 IO_DIFFIO_TX_B1p_DIFFOUT_B1p AG29 TCK AG29 TCK Ο AG30 AG30 TMS TMS AH25 IO_DIFFIO_RX_B11n_DIFFOUT_B11n AH25 IO_DIFFIO_RX_B11n_DIFFOUT_B11n AH30 AH30 AS DATAS DATAS AS DATAS DATAS **J24** IO DIFFIO RX 815n DIFFOUT 815n IO DIFFIO RX B15n DIFFOUT B15n AJ24 N 125 IO_DIFFIO_RX_B11p_DIFFOUT_B11p A 125 IO_DIFFIO_RX_B11p_DIFFOUT_B11p A.129 AJ29 DELK DCLK. AJ30 AS DATA2 DATA2 AJ30 AS_DATA2_DATA2 AK24 AK24 IO_DIFFIO_RX_B15p_DIFFOUT_B15p IO_DIFFIO_RX_B15p_DIFFOUT_B15p AK25 IO DIFFIO TX B8p DIFFOUT B8p AK25 IO DIFFIO TX B8p DIFFOUT B8p AK26 IO_DIFFIO_TX_B8n_DIFFOUT_B8n AK28 IO_DIFFIO_TX_88n_DIFFOUT_88n AS DATAO ASDO DATAO AS DATAD ASDO DATAD ۲

Design Comparison (sur lao2.lal.in2p3.fr)

Allegro 4 FPGA System Planner Option - /exp/elec/charlet/LHCb/SpecsPCIEV2/sfp/specsv2a5/specsv2a5 copy.fsp (sur lao2.lal.ln2p3.fr)

PCB swapping back annotation Compare master FSP design to changes made in PCB

Design 2 /exp/elec/charlet/LHCb/SpecsPCIEV2/sfp/specsv2a5/specsv2a5_copy.fsp

Connectivity

0

G

0

ABORATOIRE DE L'ACCÉLÉRATEUR LINÉAIRE

31

Improvements seen by using FSP

- Board development before FPGA firmware development
 Easy upgrade of FPGA during design
- Exchange physical/logical during development
- Easy swapping in place and route phase with back annotation
- Easy decoupling definition
- Easy power supply assignment
- ✓ Save 50% time of previous manual method
- ✓ Concurrent engineering between software architecture and PCB
- ✓ Automatic schematic generation
- ✓ Automatic FPGA pin placement constraint file for Quartus/Altera..





Paon IV: future Configuration.









This is the agenda of my presentation First I wll introduce the CNRS and IN2P3

Trouver la définition des BAO Le lien avec les ondes gravitationnelles Surtout lié a la recherche de matier/energie noire L'ampleur de la collaboration Le temps depuis

Trouver la définition des BAO Le lien avec les ondes gravitationnelles Surtout lié a la recherche de matier/energie noire L'ampleur de la collaboration Le temps depuis

- The PAON IV demonstrator has a Classic structure for radio astronomy acquisition system
 - Dishes antenna equipped with low noise amplifier at the top and a long cable to the digitizer system
- The Data transfer is performed by optical fiber to the computing room
- PAON IV comprises 8 channels ,2 polarity by antenna
- The bandwidth of the analog chain is 250MHz between 1.25Ghz and 1.5Ghz
- The digitalization is performed at 500Mhz with 8bits of dynamics
- The dish diameter is 5m with a beam antenna around 3°

After digitalization a fast Fourier transformation of 2048 point is made on-line by an FPGA. The FPGA format and send data to the computing room by optical fibers at 5Gb/s using home made protocol. In the computing room, by PC farm, computation of the cross correlation at each frequency Data accumulated and disk storage

Off line processing data to clean data and to performed maps at differents frequency . A snapshot of the cyg A galaxy whit the arm of our own galaxy realize by the PAON IV detector

- Due to bandwidth and also of the sensitivity of the sys tem we encounter SWR problem . This has the effect of modification of signal.
- The extend of the signal modification is proportional of the mismatch adaptation, the bandwidth , the cable length.
- Classically on radio astronomy there is a narrow bandwidth and there are not affected by this issue.

SWR Standing wave ratio

I will present you the NEBULA project and how we have designed it using FSP

- The NEBULA board is base on the xTCA for physics standard but
- It can also work in stand alone mode , only 12v power supply and optical link are mandatory to the board.

The earth of the system is an FPGA ARRIA V GX

- The board integer one double channel ADC at 1G simple on 8bits with the possibility to configure in one channel at 2G samples
- For configuration synchronization and time tagge we have implemented the white-rabbit protocol developed by the CERN
- that permit to synchronize a distributed system whit an accuracy under 20ps
- The data rate transfer could reach 20Gb/s using 2 x 10Gb Ethernet link or one 4x Gen2 exiternal PCIEpress link



Common clock for the entire network All network nodes use the same physical layer clock, generated by the System Timing Master Clock is encoded in the Ethernet carrier and recovered by the PLL in the PHY.

- PTP IEEE1558
- Synchronizes local clock with the master clock by measuring
- and compensating the delay introduced by the link.

For electronic development the institute use cadence product since 25 years.

I will described the classical methodology used for a board study incorporating FPGA

First stage generation of FPGA pin assignment using EDA products in my case it's ALTERA and QUARTUS

Generation of the component with part developer to integrate in the schematics entry

You do manually your design whit CONCEPT schematic Finally Placing and Layout with ALLEGRO

This classic methodology are further inconvenient:

Time consuming

Numerous possible human error at different stage mainly due to the iterative process.

At the first stage when we fix the FPGA pin assignment we have only a rough idea of the relative chips placement on the board, and no idea how the net will be routed.

To swap pin he is necessary to do an iterative process

The FSP Methodology

The main feature is it 's interface base connectivity (you define bus function like address, data, ctrl...)

It's a system floor-plan, the inter-connexion are guided by the relative placement of the components, the designer can also early define placement

The system has a accuracy component pin rules like llogic standard, functions

The resulting data base is linked to PCB designer tools (allegro, orcad)

FSP provide FPGA libraries and additional components like memories , connectors,

Designer can define it's own components

The design interconnection is under the control of the designer 13

Generation of interconnection between components according to the relative components placement and I/O rules
Generation of powers and reference voltage for all components
Decoupling capacitor definition
Generation by FSP of a database compatible with ALLEGRO
Generation by FSP PCB design placement and HDL schematics .
Generation by FSP of FPGA pin file assignment
Import of the FSP schematic in top design
Import of the FSP allegro database In allegro
Layout of the design with pin swap capability under control of FSP engine
Export to FSP of the modify data-base for more accuracy check and validation by the designer

The FSP flow

During all different stage no manually enter potentially source of error

- The numerical part of the board have been designed using FSP.
- To achieve this FSP project I have use FPGA libraries delivered by Cadence, and also some others like connectors but we have to define nearly all the others
- A snapshot of FSP board canvas with all the interconnection realize by FSP in dependence of the relative placement of the components and by taking into account of the pins rules.
- To succeed to properly interconnect all the net it's necessary to schedule the interface routing and fix the routing of some nets

Canvas toile





	7		ام +ما	- f :	. :4:	<u>о</u> г			4
	<u>_om</u>	pone	ent a	etir	lition	<u> </u>	-52	Proj	ect
9글 때로 비가 (개 1) Expand Collapse Info All All Undo Redo Filt	ි 🚧 🏪 🍰 ter Find Replace Cut	Edit Virtual Int	ierface WR_STCTRL_ He & . ie Reset Clear Re Width Highlight Re	ARRIA for Dev	Ice Instance M1 (sur p mport Add Define CSV Group Ck Group	Auto Edit	r) X ⊕ Remove Add ∧ Group Bus Si	Add Bemove Signal	
Port Name	Pin Type Reserv	re Type IO Standard	Target Pin Functio	on Diff.	Type Diff. Pair Sign	al Seria	I IO TX/RX Signal	FPGA Ext. Terminat	on Net Nam
protocol interface_type=VirtualExtInte	erface								
group group_name=WR_DAC_CT	RL use_bank=7A group_nu	mber=2							
group group_name=WR_MEM_12	C group_number=3								
group group_name+GLUE group_n	rumber=4	LUCMOS25	-						EVT TRIC
GLB_BST	Input	LVCMU825	GIO CONFIG D14	*					CLB BST
IRO ARRIA	Outrat	LVCM0525	- CONFIG_D15	-				sarie 24	IBD ABBIA
OVERTEMP	Output	LVCM0825	CRCERROR					0.00_24	OVERTEMP
SERIAL NUM TEMP	InOut	LVCM0825	CVP_CONFDONE DCLK						SERIAL NUM TE
SVNCH LMK	Output	LVCM0525	DEV_CLRn						SVNCH LMK
aroup group, name+WR, CK, 20 µ	se bank+7A group number	7	DIFFIO_RX						
group group name-SPI group nut	mber=8		DIFFIO_TX						
group group name=LED ARRIA g	roup number=9		DIFFOUT_DQ/DQS						
			DQ DQS/CQ/CQn/QKn						
			DQSn/QK Do not Connect						
			GIO Hoh Streed (GXB)						
			INIT_DONE						
(MSEL1						<u>)</u>
ame : WR_STCTRL_ARRIA			MSEL3						
			MSEL4 PLL_FB	******					
			PLL_OUT PR DONE						
			PR_ERROR PR_BEADY	-1					
	···· 1								or 1 or i
reate from O Save As S	save						Hide L	og <u>v</u> aldate	<u>UK</u> <u>Cancel</u>
			Denie				<u>^</u>		
			Danie	i Charle	et – FSP \	LSI 201	6		



A zoom of the connectivity where we can see the capability of the system to manage a daisy interconnection between 4 components On the left side the net view windows thats allows to check the realize connectivity order by components

- One of the very interesting feature is decoupling capacitor. You can define for each components and each power supply the decoupling capacitor .
- Advantageously, In ALLEGRO when you place the capacitor there are grouped by component and by power supply .
- In old development methodology you have to attach manually capacitor to component

Other functionality, the power assignment. For each component yo can define power supply.

For big FPGA, up to 2 thousand pins, you have a huge numbers of powers pins (further hundred), as the system has the exact knowledge of all powers pins there is no risk to forgot any power pins.

The schematic generation.

Related to the design connectivity, FSP can generate HDL schematics. The main contribution of this sate is the automatic generation of HDL component as well as the writing of net interconnect. As there is no human intervention no error possible at this stage. The HDL schematic is the exact replica of the interface interconnect define by the designer Furthermore it automatically add the capacitor on the schematics

This schematics can be easily imported in the top design.

A view of the resulting schematic This one could be modified by users and be preserved at each new iteration.

The other main contribution is the generation of the pin constrain for the FPGA. It can be made for all the FPGA of the project and at any stage of design.

A view of the generated files with I/O standard definition and the pin assignment

An Allegro view of the current board

As FSP is base on interface base connectivity, this concept is passed to ALLEGRO by the ability to define and use bundle. Each interface define at FSP level became a bundle in ALLEGRO. The bundle shape can be modifies to take into account the layout possibility

During iterative process you need to synchronize FSP to ALLEGRO, this can be done easily in allegro using a set of command.

- During the routing with ALLEGRO the system highlight the authorize pins and assign color code for the different interfaces. This pin swap capability is under control of FSP data base.
- During this stage it's not mandatory to refer to this pin planner of the EDA tools to check if is it possible to swap those pins

- At the end of the swap modification it's mandatory that the designer validate the modification with a full synchronize ALLEGRO to FSP data-base. At this level the system perform an extensive verification.
- A new schematics generation and import in the top design is necessary to keep the synchronism everywhere.
- Last step a new FPGA pins constraints need to be generate.

My conclusion Main feature of fsp Improvement on somme points

My design save time Changemnent Easy design reuse



The future acquisition system

- It's Distribute acquisition system where digitalization is performed the most closer as possible of the LNA to decrease the cable length to limits the SWR effect The new issue of this architecture is the synchronization of a distributed system.
- With this architecture there is no limitation of distance between antennas
- This architecture has been made possible by using new FPGA family ARRIA V. there are fast and low cost and integrate further transceivers up to 10Gb/s