DAQ TOMUVOL C Cârloganu, 19.09.2014



C. Cârloganu

TOMUVOL sur le Puy de Dôme



But: la connaissance de l'historique du volcan de part sa structure pour prédire le comportement futur Site TDF Decembre 2013 Col de Ceyssat Feb-Mars 2012 **Grotte Taillerie** Jan-Juillet 2011 ▶4 plans de 1m² x 1m² x 1 m². ▶ extension du télescope : 1 m. site en surface. 5cm de plomb -> 100 MeV
résolution angulaire: ~5 mrad

4 plans de 1m² x 1m² x 0.66 m².
extension du télescope : 1 m.
site dans une auberge
30 cm de beton-> 140 MeV pour le muon
résolution angulaire: ~5 mrad

19.09.2014

3 plans de 1m² x 1m² x 0.16 m².
extension du télescope : 0.5 m .
site enterré (seuil variable, au dela du Ge')
résolution angulaire: ~10 mrad



TOMUVOL 2013

4 layers of 1 m² each with modular transportable design and improved timing.







Avalanche mode: total mean MIP charge 2.6pC, RMS: 1.6pC









Avalanche mode: total mean MIP charge 2.6pC, RMS: 1.6pC





Efficiency vs. HV & track incident angle





CALICE GRPC'S



Avalanche mode: total mean MIP charge 2.6pC, RMS: 1.6pC



Efficiency vs. HV & track incident angle



GRPC-Lyon

large area (1m²)

very cheap

detection rate up to 100Hz/cn

noise level less than 1Hz/cm²

robust, highly efficient





Muon Tracker: CALICE Electronics







Muon Tracker : CALICE Electronics



Dulucq, F.; de La Taille, C.; Martin-Chassard, G.; Seguin-Moreau, N.; , "HARDROC: Readout ch for CALICE/EUDET Digital Hadronic Calorimeter," *Nuclear Science Symposium Conference Record (NSS/MIC), 2010 IEEE*





6



C. Cârloganu 19.09.2014

TOMUVOL @ Journée thématique DAQ@LPC



C. Cârloganu

TOMUVOL @ Journée thématique DAQ@LPC



C. Cârloganu

TOMUVOL @ Journée thématique DAQ@LPC

CALICE DAQ appliquée à TOMUVOL ?

Acronyms		Origin
DIF	Detector InterFace	LAPP
LDA	Link/Data Aggregator fans in/out DIFs and drives links to ODR	UCL/LLR
GDCC	10 entrées/sorties HDMI, remplace la LDA, même I/Os	LLR
ссс	Clock and Control Card	UCL/Mainz
ODR	Off-Detector Receiver → remp avec carte GHz	
DCC	Data Concentrator Card	LLR





Acquisition and control system

- Scalable
 - Tree architecture
 - Successive concentration of data
- Standard
 - Rely on standard protocols, data coding
 - Ethernet, optical links,
 - Serial 8b10B
 - Cables and connectors
 - Hdmi
 - CAT5, RJ45
 - Optical

- Compact
 - Serial links used everywhere
 - "one cable for everything" : DAQ, TFC, SC
 - Front end components
 - Flexible
 - (re)programmable parts (fpga)
 - Routing, switching, buffering of data packets

- Front end interface unified among the detectors (CALICE standard)
- but some limitations
 - Low speed access to a chain of 10-100 very front end chips (1k-10k channels) : 1-5 Mbit/s (daisy chain and reduced number of connections for compacity, length of PCB traces, low power consumption)
 - Therefore assume : auto trigger, zero suppression at VFE level
 - TFC interleaved with SC, DAQ using 8b/10n protocol : limited timing precision (>10 ns)
 - Events build at VFE level, inter-bunch train read out : limited buffering capacity (10-100 evt)

Low occupancy of the detectors is assumed (<0.5%/cell/bunch)



300F

250

- system operated synchronously @ 5 MHz
- each DIF reads/controls 24 HARDROC2 ASICS (autotrigged and with internal RAM holding 128 consecutive events)
- first full RAM triggers the readout of the whole detector





Architecture générale de la DAQ



For every readout operation, the ASIC data are encapsulated by the DIF FPGA with a header, a trailer and the following information before they are sent to the computer:

1. DIF Trigger Counter (DTC): Coded in 32 bits, it counts the number of readouts. It is reset at the first acquisition of each run.

2. Information Counter (IC) : Coded in 32 bits. Bits 23 to 0 are used to count the dead time. This occurs when ASIC are not acquiring. It is reset every acquisition. Bits 31 to 24 are used for BCID counter overflow. It is reset at the first acquisition of each run.

3. Global Trigger Counter (GTC) : Coded in 32 bits. It counts the number of triggers received by the DIF when the Trigger mode is run and counts the number of readouts in the Triggerless mode. It is reset at the first acquisition of each run.

4. Absolute BCID : Coded in 48 bits. It is incremented with the 5 MHz clock received from the SDCC. It is reset at the first acquisition of each run.



SDCC

• Trigger signal: In Trigger mode, the DAQ needs the trigger signal to stop the acquisition and start the readout of the detectors.

• Busy and Ramfull signals :The Busy and Ramfull signals are used to maintain the synchronization and the automation of the different processes of the DAQ system. Both signals are sent from the DIF to the SDCC. In Triggerless mode the Ramfull signal initiates the readout phase. Concerning the the Busy signal, it is is active when the ASIC are being read out. While the Busy signal is active, a new start acquisition can not be sent. But as soon as the last Busy is unset, the SDCC sends a new StartAcquisition command to the different DIF to launch a new acquisition.



Data collection & monitoring Low level hardware acces **Configuration database USB** readout **Data acquisition access** Gives the possibility to store and retrieve all DIF and SDCC FPGA are interfaced with the same parameters needed by the DAQ system. It is hosted USB chip (FTDI). The DIF is thus uniquely identified by In order to minimize database access during data on an Oracle server at CC IN2P3. its FTDI device identifier (id) stored in an EEPROM acquisition, a class called the DIFDBManager is and access to a specific device id is done using either responsible of the download of all the DIF and ASIC Homemade C++ library to interface this SQL the proprietary library FTD2XX or the free version configuration parameters of a given setup and to database with the DAQ software and to allow users library libFTDI. A base class called UsbDeviceDriver cache it for fast access. Data are stored in indexed to insert and query data without knowledge of SQL. implements a set of low level access: bytes read or maps that provide an instantaneous access to the write, DIF and SDCC registers access and finally Part of the DAQ system being written in Python, we data needed by one specific DIF. Each separate predefined commands. DIFManager instantiates one instance of used Swig to generate a Python version of the C++ library. The system has been designed to easily DIFDBManager and uses it as a configuration cache. allow the addition or modification of existing object **DIF and SDCC readout** parameters. It is built on 2 levels: the database itself **Data collection** An upper layer software for DIF configuration and and the C++ library. In order to keep the coherence of collected data, DIF readout. The class called BasicUsbDataHandler readout output are synchronized using the Absolute aggregates a pointer to a UsbDeviceDriver and to a Database model : BCID. Data from different DIFs may be read out at configuration buffer handling all DIF and SC The database model is conceived to deal with different times but will have the same Absolute BCID parameters. Specific methods are used to extendable number of ASIC. It can also handle for a given Trigger (or Ramfull) signal. implement the DIF configuration, the ASIC different kinds of ASIC using different settings of configurations and a single event readout to an parameters to take into account addition of other The logical way to keep synchronicity is to store in a internal buffer. Similarly, an SDCCDataHandler sub-detectors. In this model, each ASIC has a BCID indexed map the buffers of all read DIF but this implements commands associated to the SDCC. unique entry in the ASIC table, containing its type. requires to manage memory allocation, access and The actual configuration parameters are contained cleaning. Recent Linux kernels offer the ability to use in 2 tables : the first is ASIC_CONFIG for the shared memory based file, ie, /dev/shm. This special parameters common to all ASIC types and the **DIF Manager** file system is directly mapped in the system memory second <ASIC_TYPE>_CONFIG for the parameters Eventually one DIF manager class per PC is and data can be written, listed and read with specific to a given type. For instance the responsible of the data taking of the DIF through the extremely fast access. configuration parameters for a HARDROC ASIC will USB connected to it. It handles the DIF and ASIC Each DIF data block is written as a single file be stored in the ASIC_CONFIG table for the configuration parameters via an interface called Event BCID_DIFID in /dev/shm and an empty file / common part and in the HR2_CONFIG table for the DIFManager. This scans and detects all connected HARDROC specific parameters4. As a dev/shm/closed/Event BCID DIFID is created once DIF, instantiates one DIFDataHandler class per consequence, supporting a new type of ASIC the event file is closed. Standard c functions are used detected device and distributes configuration requires only to create a new table containing the parameters. When data taking starts, it starts a to list events available, to read, write and delete data. specific configuration parameters. When polling thread continuously reading events on all This method allows to separate the process reading downloading the parameters, the system will connected DIF. Events can be directly dumped to data from those making data collection, writing, automatically choose the accurate tables associated disk in LCIO format or transfer to the central data debugging and monitoring in a single computer

acquisition. Figure 21 summarizes this architecture. to the type of the concerned ASIC.

without special protocol or API to be used.



Low level software architecture





Data collection & monitoring Low level hardware acces **Configuration database USB** readout **Data acquisition access** Gives the possibility to store and retrieve all DIF and SDCC FPGA are interfaced with the same parameters needed by the DAQ system. It is hosted USB chip (FTDI). The DIF is thus uniquely identified by In order to minimize database access during data on an Oracle server at CC IN2P3. its FTDI device identifier (id) stored in an EEPROM acquisition, a class called the DIFDBManager is and access to a specific device id is done using either responsible of the download of all the DIF and ASIC Homemade C++ library to interface this SQL the proprietary library FTD2XX or the free version configuration parameters of a given setup and to database with the DAQ software and to allow users library libFTDI. A base class called UsbDeviceDriver cache it for fast access. Data are stored in indexed to insert and query data without knowledge of SQL. implements a set of low level access: bytes read or maps that provide an instantaneous access to the write, DIF and SDCC registers access and finally Part of the DAQ system being written in Python, we data needed by one specific DIF. Each separate predefined commands. DIFManager instantiates one instance of used Swig to generate a Python version of the C++ library. The system has been designed to easily DIFDBManager and uses it as a configuration cache. allow the addition or modification of existing object **DIF and SDCC readout** parameters. It is built on 2 levels: the database itself **Data collection** An upper layer software for DIF configuration and and the C++ library. In order to keep the coherence of collected data, DIF readout. The class called BasicUsbDataHandler readout output are synchronized using the Absolute aggregates a pointer to a UsbDeviceDriver and to a Database model : BCID. Data from different DIFs may be read out at configuration buffer handling all DIF and SC The database model is conceived to deal with different times but will have the same Absolute BCID parameters. Specific methods are used to extendable number of ASIC. It can also handle for a given Trigger (or Ramfull) signal. implement the DIF configuration, the ASIC different kinds of ASIC using different settings of configurations and a single event readout to an parameters to take into account addition of other The logical way to keep synchronicity is to store in a internal buffer. Similarly, an SDCCDataHandler sub-detectors. In this model, each ASIC has a BCID indexed map the buffers of all read DIF but this implements commands associated to the SDCC. unique entry in the ASIC table, containing its type. requires to manage memory allocation, access and The actual configuration parameters are contained cleaning. Recent Linux kernels offer the ability to use in 2 tables : the first is ASIC_CONFIG for the shared memory based file, ie, /dev/shm. This special parameters common to all ASIC types and the **DIF Manager** file system is directly mapped in the system memory second <ASIC_TYPE>_CONFIG for the parameters Eventually one DIF manager class per PC is and data can be written, listed and read with specific to a given type. For instance the responsible of the data taking of the DIF through the extremely fast access. configuration parameters for a HARDROC ASIC will USB connected to it. It handles the DIF and ASIC Each DIF data block is written as a single file be stored in the ASIC_CONFIG table for the configuration parameters via an interface called Event BCID_DIFID in /dev/shm and an empty file / common part and in the HR2_CONFIG table for the DIFManager. This scans and detects all connected HARDROC specific parameters4. As a dev/shm/closed/Event BCID DIFID is created once DIF, instantiates one DIFDataHandler class per consequence, supporting a new type of ASIC the event file is closed. Standard c functions are used detected device and distributes configuration requires only to create a new table containing the parameters. When data taking starts, it starts a to list events available, to read, write and delete data. specific configuration parameters. When polling thread continuously reading events on all This method allows to separate the process reading downloading the parameters, the system will connected DIF. Events can be directly dumped to data from those making data collection, writing, automatically choose the accurate tables associated disk in LCIO format or transfer to the central data debugging and monitoring in a single computer

acquisition. Figure 21 summarizes this architecture. to the type of the concerned ASIC.

without special protocol or API to be used.



Configuration Dbase Software





Global data acquisition

Whenever several computers are involved in the data taking, a communication framework is needed -> CMS data acquisition XDAQ framework. It provides:

- A communication with both binary and XML messages.
- An XML description of the computer and software architecture.
- A web-server implementation of all data acquisition application.
- A scalable Event builder.

Each PC handling DIFs holds:

• DIF manager XDAQ application obeying to a message driven state machine responsible for initialization (USB scan and DB download),

configuration (DIF and chips settings) and running (DIF readout and /dev/shm storage).

• A ShmSupervisor that scans the shared memory and pushes completed events to the local event builder application (Readout Unit).

The main advantage of the CMS event builder is the scalability. It is possible to add any number of collecting applications (Builder Unit) that will merge data from all Readout Units for a given trigger. Those Builder Units distribute merged events to any analysis and data writing application (Filter Unit) declared to them. In the SDHCAL case, the computing capability is handled by the PC's reading the DIF so one Readout Unit, one Builder Unit and one Filter Unit application are created on each PC as described on Figure 6.3.2 and each Filter Unit writes the associated data in a separate stream.

C. Cârloganu 19.09.2014





Data collection & monitoring Low level hardware acces **Configuration database USB** readout **Data acquisition access** Gives the possibility to store and retrieve all DIF and SDCC FPGA are interfaced with the same parameters needed by the DAQ system. It is hosted USB chip (FTDI). The DIF is thus uniquely identified by In order to minimize database access during data on an Oracle server at CC IN2P3. its FTDI device identifier (id) stored in an EEPROM acquisition, a class called the DIFDBManager is and access to a specific device id is done using either responsible of the download of all the DIF and ASIC Homemade C++ library to interface this SQL the proprietary library FTD2XX or the free version configuration parameters of a given setup and to database with the DAQ software and to allow users library libFTDI. A base class called UsbDeviceDriver cache it for fast access. Data are stored in indexed to insert and query data without knowledge of SQL. implements a set of low level access: bytes read or maps that provide an instantaneous access to the write, DIF and SDCC registers access and finally Part of the DAQ system being written in Python, we data needed by one specific DIF. Each separate predefined commands. DIFManager instantiates one instance of used Swig to generate a Python version of the C++ library. The system has been designed to easily DIFDBManager and uses it as a configuration cache. allow the addition or modification of existing object **DIF and SDCC readout** parameters. It is built on 2 levels: the database itself **Data collection** An upper layer software for DIF configuration and and the C++ library. In order to keep the coherence of collected data, DIF readout. The class called BasicUsbDataHandler readout output are synchronized using the Absolute aggregates a pointer to a UsbDeviceDriver and to a Database model : BCID. Data from different DIFs may be read out at configuration buffer handling all DIF and SC The database model is conceived to deal with different times but will have the same Absolute BCID parameters. Specific methods are used to extendable number of ASIC. It can also handle for a given Trigger (or Ramfull) signal. implement the DIF configuration, the ASIC different kinds of ASIC using different settings of configurations and a single event readout to an parameters to take into account addition of other The logical way to keep synchronicity is to store in a internal buffer. Similarly, an SDCCDataHandler sub-detectors. In this model, each ASIC has a BCID indexed map the buffers of all read DIF but this implements commands associated to the SDCC. unique entry in the ASIC table, containing its type. requires to manage memory allocation, access and The actual configuration parameters are contained cleaning. Recent Linux kernels offer the ability to use in 2 tables : the first is ASIC_CONFIG for the shared memory based file, ie, /dev/shm. This special parameters common to all ASIC types and the **DIF Manager** file system is directly mapped in the system memory second <ASIC_TYPE>_CONFIG for the parameters Eventually one DIF manager class per PC is and data can be written, listed and read with specific to a given type. For instance the responsible of the data taking of the DIF through the extremely fast access. configuration parameters for a HARDROC ASIC will USB connected to it. It handles the DIF and ASIC Each DIF data block is written as a single file be stored in the ASIC_CONFIG table for the configuration parameters via an interface called Event BCID_DIFID in /dev/shm and an empty file / common part and in the HR2_CONFIG table for the DIFManager. This scans and detects all connected HARDROC specific parameters4. As a dev/shm/closed/Event BCID DIFID is created once DIF, instantiates one DIFDataHandler class per consequence, supporting a new type of ASIC the event file is closed. Standard c functions are used detected device and distributes configuration requires only to create a new table containing the parameters. When data taking starts, it starts a to list events available, to read, write and delete data. specific configuration parameters. When polling thread continuously reading events on all This method allows to separate the process reading downloading the parameters, the system will connected DIF. Events can be directly dumped to data from those making data collection, writing, automatically choose the accurate tables associated disk in LCIO format or transfer to the central data debugging and monitoring in a single computer

acquisition. Figure 21 summarizes this architecture. to the type of the concerned ASIC.

without special protocol or API to be used.