


Optimisation des Capteurs CMOS pour le Dét. de Vertex

Marc Winter (IPHC/Strasbourg)

pour DAPNIA/Saclay, LPSC/Grenoble, LPC/Clermont-F., DESY, Uni. Hamburg & IPHC/Strasbourg, coll. EUDET/JRA-1
contributions de Uni. Frankfurt, GSI-Darmstadt, coll. STAR (LBNL, BNL)

PLAN

- Progrès récents dans l'évaluation des performances génériques :
 - ⊕ *Résolution spatiale*
 - ⊕ *Traces inclinées*
 - ⊕ *Tolérance aux rayts*
 - ⊕ *Perfo. de capteurs minces*
- Progrès récents de la R&D de capteurs rapides :
 - ⊕ *matrices à sorties discriminées*
 - ⊕ *ADC compacts*
 - ⊕ *μcircuits de Ø*
 - ⊕ *prochaines étapes*
- Intégration système :
 - ⊕ *Amincissement*
 - ⊕ *Concept d'échelle*
 - ⊕ *CMOS / diamant*
- Avancées des projets annexes :
 - ⊕ *Télescope EUDET*
 - ⊕ *Télescope TAPI*
 - ⊕ *STAR-HFT*
- Résumé





2 beam telescopes used at CERN-SPS:

- ⇒ *Old Si strip telescope : 4 pairs of UV planes (2 pairs / arm)*
- ⇒ *New pixel telescope : T.A.P.I.*
 - ◇ *3 or 4 MIMOSA-17 or/and -18 sensors (more in future)*
 - ◇ *Commissioning in June '07 at DESY*
 - ◇ *Real data taking in Sep. & Nov. '07 at CERN-SPS*
 - ◇ *R.o. freq. ~ 10 (M-18) or 25 frames/s (M-17)*
 - ◇ *Running in front of Si-strip telescope ▷▷▷▷▷ ▷▷▷▷*

Several studies at CERN-SPS:


- ⇒ *response of sensors to inclined tracks*
- ⇒ *performances of sensors exposed to non-ionising radiation*
- ⇒ *performances of thinned sensors*
- ⇒ *comparison of "14 μm " to "20 μm " epitaxy*






Vertex Detector upgrade for STAR expt at RHIC


- ⇒ 2 cylindrical layers : $\sim 1600 \text{ cm}^2$
- ⇒ $\gtrsim 160$ million pixels ($\leq 30 \mu\text{m}$ pitch)
- ⇒ 3 steps :
- ▷▷ 2007: telescope (3 MIMO-14) \rightarrow BG meast, no pick-up !
 - ◇ 2008/09: digital outputs without \emptyset ($\leq 640 \mu\text{s}$)
 - ◇ 2010/11: digital outputs with integrated \emptyset ($\leq 200 \mu\text{s}$)



Beam telescope (FP6 project EUDET)


- ⇒ 2 arms of 3 planes (plus 1 high resolution plane)
- ⇒ provide $\lesssim 1 \mu\text{m}$ resolution on 3 GeV e^- beam (DESY)
- ⇒ 2 steps :
- ▷▷ 2007: analog outputs
 - \rightarrow telescope commissioned & running ($\lesssim 100$ tracks / frame)
 - \rightarrow used by non JRA-1 members at SPS (e.g. SILC)
- ◇ 2008/09: digital outputs with integ. \emptyset ($\sim 100 \mu\text{s}$)






Performances...

- This impressive plot is showing the pretty mature development stage of the tracking software.




CERN large multiplicity data taken two weeks ago




Single point resolution versus pixel pitch:


- ⊕ clusters reconstructed with eta-function, exploiting charge sharing between pixels
- ⊕ $\sigma_{sp} \sim 1.5 \mu m$ (20 μm pitch) $\rightsquigarrow \lesssim 3 \mu m$ (40 μm pitch)
- ⊕ obtained with signal charge encoded on 12 bits
- ⊕ encoding charge on 3–5 bits $\Rightarrow \sigma_{sp} \sim 2 \mu m$ (20 μm pitch)
- ↪ requirements: $\lesssim 3\text{--}3.5 \mu m$ in inner layers ($\sim 5 \mu m$ in outer layers)



Recent result obtained with very small pitch :


- ⊕ MIMOSA-18 : 512 × 512 pixels with 10 μm pitch, analog output, S/N ~ 30
- ⊕ tested on Si-strip tele. at CERN-SPS (120 GeV π^-) in Nov. '07
- ⇒ single point resolution observed (prelim.) $\lesssim 1 \mu m$!!!
- ↪ for EUDET telescope to allow $\lesssim 1 \mu m$ on DUT surface with few GeV e^- beam






Motivation


- ⇨ simulate clusters from particules produced at shallow angle or from low e_{BS}^{\pm} (low $p \rightarrow$ curling in ϕ)
- ⇨ collect cluster data at various angles \rightarrow data base
- ⇨ adapt signal processing μ circuits and cluster rec. algo. to inclined tracks : 2–3 seed pixels, large signal, large clusters, ...



Measurements performed with TAPI at CERN-SPS

- ⇨ MIMOSA-17 (30 μm pitch, rad. tol. pixel), T_{room}
- ⇨ measure Q , S/N , σ_{sp} , σ_{θ} at $\theta = 0, 15, 30, 45, 60, 75, > 80^{\circ}$
- ⇨ set-up data base for complete VD simulations (LoI)
- ⇨ model cluster characteristics vs p & θ for "fast" VD simul.
- ⇨ work performed together with Lukazc Maczewski (Warsaw)
(also: gyroscopic sensor support installed on DESY beam)





Requirements:

* **beamstrahlung** (GuineaPig X 3) : $\lesssim 10^3 e_{BS}^{\pm}/\text{cm}^2/25 \mu\text{s} \rightsquigarrow \lesssim 2 \cdot 10^{12} e_{BS}^{\pm}/\text{cm}^2/\text{yr}$
 $\hookrightarrow \text{O}(100) \text{ kRad/yr} - \text{O}(10^{11}) n_{eq}/\text{cm}^2/\text{yr}$ (NIEL $\sim 1/30$)



* **neutron gas**: $\lesssim 10^{10} n_{eq}/\text{cm}^2/\text{yr}$

Established ionising radiation tolerance (reminder): **1 MRad** – $2 \cdot 10^{12} n_{eq}/\text{cm}^2$ – $10^{13} e_{10 \text{ MeV}}^-/\text{cm}^2$ **OK**

Non-ionising radiation tolerance (Summer / Autumn 2007):


* **MIMOSA-18 irradiated with** $\lesssim 10^{13} \text{ O}(1 \text{ MeV}) n/\text{cm}^2$ (+ 100–200 kRad γ gas) \Rightarrow tested on $\sim 120 \text{ GeV } \pi^-$ beam (SPS)

▷ **Preliminary results:** ● T = -20°C ● $t_{r.o.} \sim 3 \text{ ms}$ ● cuts at 5N (seed) & 2N (crown)




Fluence (n_{eq}/cm^2)	0	$6 \cdot 10^{12}$	$1 \cdot 10^{13}$
Noise ($e^- ENC$) (20°C , 3 ms, 5N/2N)	10.8 ± 0.3	12.2 ± 0.3	14.3 ± 0.3
$Q_{clust} (e^-)$	1026	680	560
S/N (MPV)	28.5 ± 0.2	20.4 ± 0.2	14.7 ± 0.2
Det. Eff. (%)	99.93 ± 0.03	99.85 ± 0.05	99.5 ± 0.1

▷ **5–10 yrs of run affordable at T < 0°C & $t_{r.o.} \lesssim 100 \mu\text{s}$ \rightsquigarrow continue assessing T_{room} performances**



Integration of Signal Processing


Inside Pixels and on Chip Periphery




- **Parallel development of 3 components (analog, mixed, digital):**
 - ⊖ column // arrays with CDS/pixel & discriminated outputs
 - ⊖ 4-5 bit ADCs intended to replace discriminators
 - ⊖ \emptyset μ circuits & output memories

- **2 stage approach :**
 - 1) **Develop sensors for mid-term (2009) applications**
 - ↪ less severe requirements, almost suited to 3 outer layers:
 - ◇ EUDET: $1 \times 2 \text{ cm}^2$, $t_{r.o.} \sim 100 \mu\text{s}$, discri. binary charge encoding (no ADC);
 - ◇ STAR: $2 \times 2 \text{ cm}^2$, $t_{r.o.} \sim 200 \mu\text{s}$, discri. binary charge encoding (no ADC);
 - ↪ will be operated in real experimental conditions by 2009/2010



 - 2) **Develop ILC sensors (mainly for inner layers) extrapolating from EUDET & STAR:**
 - ◇ increase row read-out frequency by $\sim 50 \%$
 - ◇ replace discriminators with ADCs





MIMOSA-16 design features :

- AMS-0.35 OPTO translation of MIMOSA-8
 - ↳ $\sim 11\text{--}15 \mu\text{m}$ epitaxy instead of $\lesssim 7 \mu\text{m}$
- 32 // columns of 128 pixels (pitch: $25 \mu\text{m}$)
- on-pixel CDS (DS at end of each column)
- 24 columns ended with discriminator
- 4 sub-arrays :
 - S1** : like MIMOSA-8 ($1.7 \times 1.7 \mu\text{m}^2$ diode)
 - S2** : like MIMOSA-8 ($2.4 \times 2.4 \mu\text{m}^2$ diode)
 - S3** : S2 with ionising radiation tol. pixels
 - S4** : with enhanced in-pixel amplification
(against noise of read-out chain)




Tests of analog part ("20" & "14" μm epitaxy) :

- sensors illuminated with ^{55}Fe source and $F_{r.o.}$ varied up to $\gtrsim 150 \text{ MHz}$
- measurements of N(pixel), FPN (end of column), pedestal variation, CCE (3x3 pixel clusters) vs $F_{r.o.}$

M.i.p. detection with Si-stip telescope studied at CERN in Sept. '07 \rightarrow characterisation of digital response :

- π^- beam of $\sim 180 \text{ GeV}/c$
- measurements of SNR, det. efficiency, fake rate, cluster characteristics, spatial resolution vs discri. threshold




Pixel noise and charge collection efficiency ($20\ \mu\text{m}$ epitaxy :

Temporal noise vs Frequency

Chip#0 (old mezzanine board)


Columns 28-31



Charge Collection Efficiency vs Frequency

Chip#0 (old mezzanine board)

Columns 28-31



08/01/07

Résumé résultats Mimosas-16 chip#0

08/01/07

Résumé résultats Mimosas-16 chip#0


4

⇒ **Noise performance satisfactory** (like MIMOSA-8 and -15)



⇒ **CCE: very poor for S1** ($1.7 \times 1.7\ \mu\text{m}^2$) & **poor for S2/S3** ($2.4 \times 2.4\ \mu\text{m}^2$)

→ *already observed with MIMOSA-15 but more pronounced for $20\ \mu\text{m}$ option*

→ suspected origin: diffusion of P-well, reducing the N-well/epitaxy contact, supported by CCE of S4 ($4.5 \times 4.5\ \mu\text{m}^2$ diode)




- CERN-SPS ($\sim 180 \text{ GeV } \pi^-$) \rightarrow preliminary analysis results of S4 ("14 μm " epitaxy)
- Read-out time $\sim 50 \mu\text{s}$ ($\sim 1/4$ of max. freq. due to DAS limitations)



- Major result \rightarrow at least one pixel architecture validated for next steps : S4 (SNR ~ 16)

Discr. Threshold	det. efficiency	fake rate	sgle pt resolution
4 m V	99.96 ± 0.03 (stat) %	$\sim 2 \cdot 10^{-4}$	$\sim 4.8\text{--}5.0 \mu\text{m}$
6 m V	99.88 ± 0.05 (stat) %	$< 10^{-5}$	$\sim 4.6 \mu\text{m}$



Next steps :

- *Mid-term : EUDET, STAR* \rightarrow *real experimental conditions; \sim ILC VD outer layer requirements*
- *Long-term full sensor prototyping : ILC (mainly inner layers), CBM*

Integrated \emptyset \rightarrow real scale sensors without ADC ($\sigma_{sp} \sim 4-6 \mu m$) :

* *EUDET telescope (2008)*


* *STAR-HFT (2010)*

* *CBM-MVD (≥ 2015)*

Integrated 4-5 bit ADC replacing discriminators and increased read-out speed :

* *prototype for ILC-VD (2008/09)*

* *read-out speed \rightarrow CBM-MVD (≥ 2015)*




Several different ADC architectures under development at IN2P3 and DAPNIA

- ⊕ LPSC (Grenoble): Ampli + semi-flash (pipe-line) 5- and 4-bit ADC for a column pair
- ⊕ LPCC (Clermont) : flash 4+1.5-bit ADC for a column pair
- ⊕ DAPNIA (Saclay) : Ampli + SAR (4- and) 5-bit ADC
- ⊕ IPHC (Strasbourg) : SAR 4-bit and Wilkinson 4-bit ADCs




Lab	proto.	phase	bits	chan.	$F_{r.o.}$ (MHz)	dim. (μm^2)	P_{diss}^{stat}	eff. bits	Problems
LPSC	ADC1	tested	5	8	15-25	43x1500	1.1 mW	4	Offset & N
	ADC2	tested	4	8	25	40x943	0.7 mW		
	ADC3	fab	5	16 ?	25	40x1400	0.7 mW (sim)		
LPCC	ADC1	tested	5.5	1	5(T)–10(S)	230x400	20 mW	2.5	P_{diss} & bits
	ADC2	fab	5.5	1	10	40x1100	1 mW		
DAPNIA	ADC1	tested	5	4	4	25x1000	0.3 mW	≈ 2	Missing bits
	ADC2	fab	5	4	4	25x1000	0.3 mW		
IPHC	ADC1	under test	4	16	10	25x1385 (?)	≈ 0.3 mW		
	ADC2	under test	4	16	10	25x900	≈ 0.3 mW		

⇒ 1st mature ADC design expected to come out in 2008



⇒ Submission of 1st col. // pixel array proto equipped with ADCs in Autumn 2008 (?) → with integ. \emptyset in 2009




Very Low power S&H+ pipelined ADC from LPSC



	Fréq. <i>(MHz)</i>	Dimension <i>($\mu m * \mu m$)</i>	Conso <i>(mW)</i>
1^{er} Proto (2006) 5bits	25	43*1500	1.04 3.3V
2^{ème} proto (Jun 2007) 4 bits Double Sampling	25	40*900	0.72 3.3V
3^{ème} proto (sep 2007) 5 bits Double sampling	25	40*1400	0.69 simu 2V



to be tested



■ 1st chip (SUZE-01) with integrated \emptyset and output memories (no pixels) :

✳ 2 step, line by line, logic :

◇ step-1 (inside blocks of 64 columns) :


identify up to 6 series of ≤ 4 neighbour pixels per line
delivering signal $>$ discriminator threshold

◇ step-2 : read-out outcome of step-1 in all blocks
and keep up to 9 series of ≤ 4 neighbour pixels

✳ 4 output memories (512x16 bits) taken from AMS I.P. library

✳ surface $\sim 3.9 \times 3.6 \text{ mm}^2$


\hookrightarrow 10 keuros (funding via EUDET)



■ Status :

✳ sent for fabrication end of July

✳ back from foundry end of Sept. \rightarrow tests under preparation \Rightarrow test completion expected by end of year



♣ Extension of MIMOSA-16 \rightarrow larger surface, smaller pitch, optimised pixel, JTAG, more testability

■ Pixel characteristics (optimal charge coll. diode size ?) :


- * pitch : $18.4 \mu m$ (compromise resolution/pixel layout)
- * diode surface : $\sim 10\text{--}15 \mu m^2$ to optimise charge coll. & gain
- * 128 columns ended with discriminator
- * 8 columns with analog output for test purposes
- * 9 sub-matrices of 64 rows : various pixel designs w/o ionising rad. tol. diode
 - \Rightarrow active digital area : 128×576 pixels ($\sim 25 \text{ mm}^2$)
- * read-out time $\sim 100 \mu s$


■ Testability :

- * JTAG + bias DAC \rightarrow programmable chip steering
- * 2 additional DC voltages to emulate pixel's output
 - for independent discriminator performance assessment
- * output frequency $\leq 40 \text{ MHz}$

■ Status :

- * Submitted end of Oct. '07 (MP run) \rightarrow tests will start in Feb.'08
- * Funding ($\sim 50 \text{ mm}^2$): ~ 40 keuros (2/3 payed via EUDET)





Autumn 2008 : MIMOSA-22+ = Final EUDET Sensor

- * **MIMOSA-22 complemented with \emptyset (SUZE-01)**
- * 1 or 2 sub-arrays (best pixel architectures of MIMOSA-22)
- * Active surface : 1088 columns of 544/576 pixels ($20.0 \times 10/10.5 \text{ mm}^2$)
- * Read-out time $\sim 100 \mu\text{s}$
- * Chip dimensions : $\sim 20 \times 12 \text{ mm}^2$


▷ Opportunity for an engineering run combining various chips (pixel+ADC ?):
 ~ 120 keuros for 6 diced and thinned wafers ($\sim 60\%$ via EUDET)


Devs performed in // :

- * June 2008 : submission of final STAR-HFT1 sensor
 - ▷ $\sim 2 \times 2 \text{ cm}^2$ * 400 kpix/sensor * $\leq 640 \mu\text{s}$ * $50 \mu\text{m}$ thin
 - ↪ equip 2 or 3 sectors of 1 + 3 ladders (10 chips/ladder)
- * Autumn 2008 (?) : MIMOSA-16 with ADCs replacing discri.
 (24 columns of 128 pixels r.o. in //, with 4- or 5-bit ADC ending each col.)

Beyond 2008:


- * **MIMOSA-22** with ADCs replacing discriminators \rightarrow outer layers (?) \rightarrow inner layers
- * **increase r.o. frequency** by $\sim 50\%$ (new \emptyset & memory design) \rightarrow inner layers





System Integration Studies


- **Thinning**
 - **Ladder design**
 - **Power cycling**
 - **Data Flow**




Thinning motivations and constraints :


- ⊖ *thin sensors to \lesssim material budget of "mechanical support" (+ beampipe)*
- ⊖ *minimal thickness of CMOS sensors :*
 $10\text{--}15\ \mu\text{m}$ (metal layers and SiO_2) + $15\ \mu\text{m}$ (T + epitaxy) + $5\text{--}10\ \mu\text{m}$ (substrate) $\approx 30\text{--}40\ \mu\text{m}$
- ⊖ *thinned sensors should be "easy" to handle*
- ⊖ *thinning procedure should have high mechanical yield and preserve detection performances*
- ⊖ *CMOS technology fab. yield \rightarrow foster diced sensors (despite few 10^{-4} X_0 add. mat. budget / ladder)*
- ⊖ *thinning of individual sensors seems preferable to full wafer thinning : cheaper but same quality ?*

MIMOSA-17 : $8 \times 9\ \text{mm}^2$



MIMOSA-5 : 6" wafer





■ Predominantly driven by STAR HFT project at LBNL


■ Thinning of MIMOSA-5 wafers :


- ⊖ 3 wafers thinned via LBNL to $50 \pm 5 \mu\text{m}$
- ⊖ result satisfactory (after pre-dicing):
sensors can be manipulated and mounted on support
- ⊖ 3 ladder prototypes fabricated at LBL ($\gtrsim 0.25 \% X_0$)
→ up to 9 sensors mounted on ladder and tested

■ Thinning of individual sensors to $\sim 50 \mu\text{m}$:

- ⊖ several chips of $\sim 0.2 - 3.5 \text{ cm}^2$ (MIMOSA-5, -10, -14, -17, -18, -20, etc.) thinned individually via LBNL
- ⊖ recent result: MIMOSA-18 prototype thinned to $50 \mu\text{m}$ was successfully tested with ^{55}Fe at IPHC
→ no change of performances (e.g. noise, gain, det. eff, ...) → next slide
- ⊖ Plans :
 - replace present (thick) sensors (MIMOSA-17, -18) equipping telescopes (EUDET, TAPI, ...)
 - equip STAR-HFT1 with thinned sensors (2008/09) → $0.25 - 0.3 \% X_0$
 - extend ladder devt to ILC Vertex Detector (LBNL-ILC team ?) → goal $\leq 0.2 \% X_0$

Pixel support structure








■ Thinning of AMS-0.35 engineering run reticles :

- ⊗ *Thinning performed by APTEK (S.F. bay) via LBNL (STAR coll.)*
- ⊗ *Thickness claimed by provider : 50 μm \rightarrow measured with IPHC bonding machine : $\sim 50\text{--}70 \mu\text{m}$*
- ⊗ *MIMOSA-18 ($5.5 \times 7.5 \text{ mm}^2$) & -17 ($8 \times 9 \text{ mm}^2$) mounted on PCB for tests \rightarrow keep them flat !*

MIMOSA-18: First gluing trial




Second gluing trial



- ⊗ *Tests with ^{55}Fe source show no performance loss (noise, gain)*
- ⊗ *Tests of MIMOSA-18 mounted on TAPI with 120 GeV π^- at CERN-SPS (Nov. '07)*
 \rightarrow *no performance loss observed $\rightarrow \epsilon_{\text{det}} = 99.79 \pm 0.15 \%$ (prelim.)*

■ Preliminary conclusion : **Thinning down to $\sim 50 \mu\text{m}$ seems on a good track**



Power cycling

- ⇨ *study performed with MIMOSA-5 at DESY*
- ⇨ *though MIMOSA-5 not at all adapted to power cycling, it was operated with $\sim 1/8$ duty cycle*
 - ⇒ *duty cycle $\lesssim 1/50$ within reach with suited sensor design*

Data flow:


- ⇨ *data flow / layer assessed at row, sensor, ladder, layer and full detector levels for $BG \times 1$ and $\times 3-5$*
- ⇨ *whole detector data flow expected to amount to ~ 0.2 to 1 GB/s, depending on e_{BS}^{\pm} rate*
- ⇨ *instantaneous flow from row in inner most layer may be critical : up to 200 Bytes per 100 ns*

New concept of mechanical support & heat extractor:

- ⇨ *objective : mount, connect & operate ≤ 10 MIMOSA-17 sensors, thinned to $50 \mu m$, on $50-100 \mu m$ thin, aluminised, CVD diamond slabs \equiv mech. support – heat extractor - cable support*
- ⇨ *status : 3 diamond 3" wafers fabricated \rightarrow electroplating and lithography*

General remarks :


- ⇨ *CMOS sensors call for SPECIFIC system integration solutions : connexions (flex cable), data flow, ...*
- ⇨ **Lack of studies going on (expertised manpower) \Rightarrow may become a Problem**




Example of Basic Vertex Detector Design features

- *ILD geometry: ≥ 5 cylind. layers ($R = 15\text{--}60$ mm), $\|\cos\theta\| \leq 0.90\text{--}0.96$ \triangleright SiD: shorter barrel & fw/bw disks*
- *L0 and L1 : optimised against occupancy* ■ *L2, L3 and L4 : optimised against power dissipation*
- *Pixel pitch varied from ~ 20 μm (L0–L1) to $\gtrsim 30$ μm (L2–L4) \rightarrow minimise P_{diss}*

Layer	Radius (mm)	Pitch (μm)	$t_{r.o.}$ (μs)	N_{lad}	N_{pix} (10^6)	P_{diss}^{inst} (W)	P_{diss}^{mean} (W)
L0	15	20	25	20	25	<100	<5
L1	≤ 25	25	50	≤ 26	≤ 65	<130	<7
L2	37	33	~ 100	24	50	<90	<5
L3	48	33	~ 100	32	80	<120	<6
L4	60	33	~ 100	40	150	<125	<8
Total				142	330	<600	3–30



- *Ultra thin layers: $\lesssim 0.2\%$ X_0/layer (extrapolated from STAR-HFT; $\lesssim 40$ μm thin sensors)*
- *Very low P_{diss}^{mean} : $\ll 100$ W (exact value depends on duty cycle)*
- *Fake hit rate $\lesssim 10^{-5}$ \rightarrow whole detector \cong close to 1 GB/s (mainly from e_{BS}^{\pm})*
- *Design still evolving \rightarrow optimisation with physics processes (R.De Masi) \rightarrow input to Lol*



- Steady progress towards perfo. adapted to running conditions with beam BG >> MC simulations
- 2007 :
 - * several achievements (beam tests) and progresses on sensor R&D :
 - 50 μm thinning, fast col. // architecture with discri. output, spatial resolution, rad. tol., etc.
 - * succesfull 1st experimental use of small sets of sensors \rightarrow telescopes: EUDET-JRA1, TAPI, STAR
 - * progress on syst. integration aspects : thinning, power cycling, ladder, Si/diamond, etc.
- 2008 :
 - * final EUDET telescope sensor fab.: $1 \times 2 \text{ cm}^2$; 0.6 Mpix; 100 μs ; digital output with \emptyset ; 50 μm thin
 - * STAR-HFT1 sensor fab.: $2 \times 2 \text{ cm}^2$; 0.4 Mpix; 640 μs ; digital output; 50 μm thin $\rightarrow D^0$ phys. in 2010
 - * several other R&D lines: fast archi. with ADC, new fab. proc., system integ., etc. \rightarrow FP-7
 - * vertex detector design optimisation with physics processes \rightarrow Lol
- > 2008 :
 - * prototype ladder for outer/inner layers in 2009/2010 ($\leq 0.2 \% X_0$)
 - * final sensor designs for outer/inner layers in 2010/2011
- Concern : system integration issues not covered \rightarrow prototype ladder ????
- Perspective : 3DIT MIMOSA \equiv 4 chip sandwich of best techno. for sensing, for analog, for mixed, and for digital circuits